

16-Bit Digital Signal Controller with High-Speed PWM, Op Amps, Advanced Analog and MOSFET Driver

Operating Conditions

- Host dsPIC[®] DSC Core:
 - 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
 - 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS
- 3.0V to 3.6V, -40°C to +150°C, DC to 40 MIPS
- MOSFET Gate Driver module:
 - 6.5V to 29.0V, -40°C to +150°C
 - Fixed output linear regulator, 3.3V @ 70 mA

Host dsPIC DSC Features (based on dsPIC33EP64MC206 device):

Core: 16-Bit dsPIC33E CPU

- Code Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- · Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle Mixed-Sign MUL plus Hardware Divide
- 32-Bit Multiply Support

Clock Management

- 1.0% Internal Oscillator
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- · Low-Power Management modes (Sleep, Idle, Doze)
- Integrated Power-on Reset and Brown-out Reset
- 0.6 mA/MHz Dynamic Current (typical)
- 30 µA IPD Current (typical)

High-Speed PWM

- Three PWM Pairs with Independent Timing
- Dead Time for Rising and Falling Edges
- 7.14 ns PWM Resolution
- · PWM with Support for BLDC and PMSM Control
- Programmable Fault Inputs
- Flexible Trigger Configurations for ADC Conversions

Input/Output

- Sink/Source: 12 mA or 6 mA, Pin-Specific for Standard VOH/VOL, up to 22 or 14 mA, respectively, for Non-Standard VOH1
- 5V Tolerant Pins
- Peripheral Pin Select (PPS) to allow Digital Function Remapping
- Selectable Open-Drain Pull-ups and Pull-Downs
- · Up to 5 mA Overvoltage Clamp Current
- Change Notification Interrupts on All I/O Pins

Advanced Analog Features

- ADC module:
 - Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
 - Nine ADC inputs
- Flexible and Independent ADC Trigger Sources
- Three Op Amp/Comparators with Direct Connection to the ADC module:
 - Additional dedicated comparator
 - Programmable references with 32 voltage points
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch® capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Timers/Output Compare/Input Capture

- 12 General Purpose Timers:
 - Five 16-bit and up to two 32-bit timers/counters
 - Four Output Compare (OC) modules, configurable as timers/counters
 - PTG module with two configurable timers/ counters
 - 32-bit Quadrature Encoder Interface (QEI) module, configurable as a timer/counter
- · Four Input Capture (IC) modules
- Peripheral Pin Select (PPS) to allow Function Remap
- Peripheral Trigger Generator (PTG) for Scheduling Complex Sequences

Communication Interfaces

- Two UART modules (17.5 Mbps):
- With support for LIN/J2602 protocols and IrDA $^{\ensuremath{\mathbb{R}}}$
- Two Four-Wire SPI modules (15 Mbps)
- Two I²C modules (up to 1 Mbaud) with SMBus Support
- · PPS to allow Function Remap
- Programmable Cyclic Redundancy Check (CRC)

Direct Memory Access (DMA)

- 4-Channel DMA with User-Selectable Priority Arbitration
- · UART, SPI, ADC, IC, OC and Timers

Debugger Development Support

- In-Circuit and In-Application Programming
- Two Program and Two Complex Data Breakpoints
- Trace and Run-Time Watch

MOSFET Gate Driver Module (based on MCP8021 device):

Motor Control Unit

- Three Half-Bridge Drivers Configured to Drive External High-Side NMOS and Low-Side NMOS MOSFETs:
 - Peak output current: 0.5A @ 12V
 - Shoot-through protection
 - Overcurrent and short-circuit protection

Fixed Output Linear Regulator

- 3.3V @ 70 mA
- True Current Foldback

Protection Features

- Gate Drive Undervoltage Lockout: 4.5V
- Supply Voltage Undervoltage Shutdown: 4.5V
- Supply Voltage Undervoltage Lockout (UVLO): 6.25V
- Overvoltage Lockout (OVLO): 32V
- Transient (100 ms) Voltage Tolerance: 40V
- Power Module Thermal Shutdown

General Device Features:

Qualification and Class B Support

- AEC-Q100 Rev G (Grade 1, -40°C to +125°C) Compliant
- AEC-Q100 Rev G (Grade 0, -40°C to +150°C) Compliant
- Class B Safety Library, IEC 60730

The dsPIC33EDV64MC205 device features are listed in Table 1.

TABLE 1:	dsPIC33EDV64MC205 DEVICE FEATURES
----------	-----------------------------------


	s)	s)			F	Rema	ppable	Perip	ohera	ls	_			_							
Device	Page Erase Size (Instructions	Program Flash Memory (Kbyte	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽³⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽¹⁾	External Interrupts ⁽²⁾	l²C	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	ÐLd	MOSFET Gate Driver	I/O Pins	Pins	Packages
dsPIC33EDV64MC205	1024	64	8	5	4	4	6	1	2	2	3	2	1	9	3/4	Yes	Yes	1	24	52	VQFN

Note 1: Only SPI2 is remappable.

2: INT0 is not remappable.

3: Only the PWM Faults are remappable.

Pin Diagram



Pin	Function	Pin	Function
1	RP54 /RC6	28	PGEC3/VREF+/AN3/ RPI33 /OA1OUT/CTED1/RB1
2	VCAP	29	PGEC1/C1IN1+/AN4/ RPI34 /RB2
3	Vss	30	PGED1/C1IN1-/AN5/RP35/RB3
4	WAKE ⁽¹⁾	31	AVDD
5	PHA ⁽¹⁾	32	AVss
6	HSA ⁽¹⁾	33	AN6/C4IN1+/OA3OUT/OCFB/RC0
7	VBA ⁽¹⁾	34	C3IN1-/C4IN1-/AN7/C4INB/RC1
8	PHB ⁽¹⁾	35	C3IN1+/AN8/BCLK1/FLT3/RC2
9	HSB ⁽¹⁾	36	Vss
10	VBB ⁽¹⁾	37	Vdd
11	PHC ⁽¹⁾	38	RPI24/SDA2/RA8
12	HSC ⁽¹⁾	39	RP36/SCL2/RB4
13	VBC ⁽¹⁾	40	CVREF20/RP20/T1CK/SDO1/RA4
14	LSA ⁽¹⁾	41	RPI25/SDI1/RA9
15	LSB ⁽¹⁾	42	RPI51/SCK1/RC3
16	LSC ⁽¹⁾	43	RPI52/SDA1/RC4
17	VBOOT ⁽¹⁾	44	RPI53/SCL1/RC5
18	HVss ⁽¹⁾	45	Vdd
19	VREG ⁽¹⁾	46	OSC1/CLKI/RC12
20	HVDD ⁽¹⁾	47	OSC2/CLKO/RC15
21	CAP2 ⁽¹⁾	48	PGED2/RP37/ASDA2/RB5
22	CAP1 ⁽¹⁾	49	PGEC2/RP38/ASCL2/RB6
23	RP120/RG8	50	RP39/FLT32/INT0/RB7
24	MCLR	51	CVREF10/ RP40 /ASCL1/T4CK/RB8
25	AN0/OA2OUT/RA0	52	RP41/ASDA1/RB9
26	AN1/C2IN1+/RA1	53	Vss/HVss
27	PGED3/VREF-/C2IN1-/AN2/ RPI32 /SS1/CTED2/ RB0		

TABLE 2:	COMPLETE PIN FUNCTION DESCRIPTIONS FOR THE dsPIC33EDV64MC205 DEVICE

Legend: RPn and RPIn represent remappable pins for the Peripheral Pin Select (PPS) function.

Note 1: These pins are specific to the MOSFET Gate Driver module.

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	
4.0	Memory Organization	31
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	81
8.0	Direct Memory Access (DMA)	
9.0	Oscillator Configuration	107
10.0	Power-Saving Features	117
11.0	I/O Ports	127
12.0	Timer1	151
13.0	Timer2/3 and Timer4/5	155
14.0	Input Capture	161
15.0	Output Compare	167
16.0	High-Speed PWM Module	173
17.0	MOSFET Gate Driver Module	195
18.0	Quadrature Encoder Interface (QEI) Module	
19.0		
20.0		
21.0		
22.0	Charge Time Measurement Unit (CTMU)	
23.0	· · · · · · · · · · · · · · · · · · ·	
24.0	Peripheral Trigger Generator (PTG) Module	
25.0		
26.0	J - () -	
27.0	I	
28.0	Instruction Set Summary	
29.0		
30.0		
	High-Temperature Electrical Characteristics	
	MOSFET Gate Driver Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
	andix A: Revision History	
	κ	
	Microchip Website	
	omer Change Notification Service	
	omer Support	
Prod	uct Identification System	453

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the dsPIC33EDV64MC205 product page of the Microchip website (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "dsPIC33/PIC24 Program Memory" (DS70000613)
- "Flash Programming" (DS70000609)
- "Reset" (DS70602)
- "Interrupts" (DS70000600)
- "Direct Memory Access (DMA)" (DS70348)
- "Oscillator" (DS70580)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70000598)
- "Timers" (DS70362)
- "Input Capture with Dedicated Timer" (DS70000352)
- "Output Compare" (DS70000358)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70000601)
- "Serial Peripheral Interface (SPI)" (DS70005185)
- "Inter-Integrated Circuit (I²C)" (DS70000195)
- "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582)
- "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (DS30009743)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "Peripheral Trigger Generator (PTG)" (DS70000669)
- "Op Amp/Comparator" (DS70000357)
- "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "CodeGuard™ Intermediate Security" (DS70005182)
- "Programming and Diagnostics" (DS70608)
- "Device Configuration" (DS70000618)

Terminology Cross Reference

Table 3 provides updated terminology for depreciated naming conventions. Register and bit names remain unchanged, however, descriptions and usage guidance have been updated.

REFERENCES							
Use Case	Depreciated Term	New Term					
CPU	Master	Initiator					
DMA	Master	Initiator					
l ² C	Master	Host					
	Slave	Client					
SPI	Master	Host					
	Slave	Client					
PMP	Master	Host					
	Slave	Client					
UART, LIN mode	Master	Commander					
	Slave	Responder					
PWM	Master	Host					
	Slave	Client					

TABLE 3: TERMINOLOGY CROSS REFERENCES

NOTES:

1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the "Referenced Sources" section. The "dsPIC33/ PIC24 Family Reference Manual" sections listed are available from the Microchip website (www.microchip.com).

The dsPIC33EDV64MC205 device consists of a dsPIC33 Digital Signal Controller (DSC) based on the dsPIC33EP64MC206 device, combined with an inpackage MOSFET Gate Driver module based on the MCP8021 device.

Several I/Os on the host dsPIC33 DSC are not brought to external pins on the device package.

Some I/Os are used as interconnects between the host DSC and the MOSFET Gate Driver module. These interconnects include dedicated PWM connections, as well as control and communication connections, which are to be configured as shown in Table 1-1.

Other I/Os are unavailable due to pin count limitations, and need to be configured as digital outputs and driven to a logic low level. The PORT register maps of the I/Os are available in Table 4-26 to Table 4-32.

Figure 1-1 shows a general block diagram of the dsPIC33EDV64MC205 device.

Figure 1-2 shows an overview of the host dsPIC33 DSC. Table 1-1 lists the interconnects between the dsPIC33 DSC and the MOSFET Driver module, and describes the function of each. Table 1-2 lists and describes the various multiplexed functions of the external I/Os shown in the pin diagram and pin function table.





FIGURE 1-1: dsPIC33EDV64MC205 DEVICE INTERNAL CONNECTIONS BLOCK DIAGRAM

TABLE 1-1: dsPIC33EDV64MC205 DEVICE INTERCONNECTIONS

Host dsPIC [®] DSC Connection	MOSFET Gate Driver Connection	External Pin
RB14/PWM1H	PWMAH	No
RB15/PWM1L	PWMAL	No
RB12/PWM2H	PWMBH	No
RB13/PWM2L	PWMBL	No
RB10/PWM3H	PWMCH	No
RB11/PWM3L	PWMCL	No
RA10	FAULT	No
RG6	DE2	No
RA7	OE	No

FIGURE 1-2: dsPIC33EDV64MC205 HOST dsPIC[®] DSC BLOCK DIAGRAM



Pin Name	Pin Type	Buffer Type	PPS	Description
dsPIC [®] DSC Function	าร			
AN0-AN8	I	Analog	No	Analog input channels.
CLKI	I	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin function.
CLKO	0	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/ CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
REFCLKO	0	_	Yes	Reference clock output.
IC1-IC4	I	ST	Yes	Capture Inputs 1 through 4.
OCFA OCFB OC1-OC4	 0	ST ST	Yes No Yes	Compare Fault A input (for compare channels). Compare Fault B input (for compare channels). Compare Outputs 1 through 4.
INT0	1	ST	No	External Interrupt 0.
INT1 INT2		ST ST	Yes Yes	External Interrupt 1. External Interrupt 2.
RA0-RA1, RA4, RA8-RA9	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB9	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC6, RC12, RC15	I/O	ST	No	PORTC is a bidirectional I/O port.
RG8	I/O	ST	No	PORTG is a bidirectional I/O port.
T1CK T2CK		ST ST	No Yes	Timer1 external clock input. Timer2 external clock input.
T4CK	1	ST	No	Timer4 external clock input.
CTED1 CTED2		ST ST	No No	CTMU External Edge Input 1. CTMU External Edge Input 2.
U1RX	I	ST	Yes	UART1 receive.
U1TX BCLK1	0	ST	Yes No	UART1 transmit. UART1 IrDA [®] baud clock output.
U2RX	1	ST	Yes	UART2 receive.
U2TX	0	_	Yes	UART2 transmit.
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	No	SPI1 data in.
SDO1 SS1	0 I/O	 ST	No No	SPI1 data out. SPI1 Client synchronization or frame pulse I/O.
Legend: CMOS = CM				
ST = Schmi	tt Triago	r innut wi	th CM	OS levels O = Output I = Input

TABLE 1-2: PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

O = Output TTL = TTL input buffer I = Input

Note 1: This is the default Fault on Reset for the dsPIC33EDV64MC205 device. See Section 16.0 "High-Speed PWM Module" for more information.

2: A Schottky diode between the CAP1 pin and HVss is recommended to ensure that the CAP1 pin absolute minimum voltage specification of -0.3V is maintained.

3: Pin is connected to a device interconnect; see Table 1-1 for more information.

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	Yes	SPI2 data in.
SDO2	0	_	Yes	SPI2 data out.
SS2	I/O	ST	Yes	SPI2 Client synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.
FLT1, FLT2	I	ST	Yes	PWM Fault Inputs 1 and 2.
FLT3		ST	No	PWM Fault Input 3.
FLT32 ⁽¹⁾	I	ST	No	PWM Fault Input 32 (Class B Fault).
DTCMP1-DTCMP3	I	ST	Yes	PWM Dead-Time Compensation Inputs 1 through 3.
SYNCI1	I	ST	Yes	PWM Synchronization Input 1.
SYNCO1	0	—	Yes	PWM Synchronization Output 1.
NDX1	I	ST	Yes	Quadrature Encoder Index 1 pulse input.
HOME1	I	ST	Yes	Quadrature Encoder Home 1 pulse input.
QEA1	I	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer external clock/gate input in Timer mode.
QEB1	I	ST	Yes	Quadrature Encoder Phase B input in QEI1 mode. Auxiliary timer
				external clock/gate input in Timer mode.
CNTCMP1	0	—	Yes	Quadrature Encoder 1 compare output.
C1IN1-	Ι	Analog	No	Op Amp/Comparator 1 Negative Input 1.
C1IN1+	I	Analog	No	Op Amp/Comparator 1 Positive Input 1.
OA1OUT	0	Analog	No	Op Amp 1 output.
C1OUT	0	_	Yes	Comparator 1 output.
C2IN1-	I	Analog	No	Op Amp/Comparator 2 Negative Input 1.
C2IN1+	I	Analog	No	Op Amp/Comparator 2 Positive Input 1.
OA2OUT	0	Analog	No	Op Amp 2 output.
C2OUT	0	_	Yes	Comparator 2 output.
C3IN1-	Ι	Analog	No	Op Amp/Comparator 3 Negative Input 1.
C3IN1+	I	Analog	No	Op Amp/Comparator 3 Positive Input 1.
OA3OUT	0	Analog	No	Op Amp 3 output.
C3OUT	0		Yes	Comparator 3 output.
C4IN1-	Ι	Analog	No	Comparator 4 Negative Input 1.
C4IN1+	I	Analog	No	Comparator 4 Positive Input 1.
C4OUT	0		Yes	Comparator 4 output.
CVREF10	0	Analog	No	Op amp/comparator voltage reference divided by 1 output.
CVREF20	0	Analog	No	Op amp/comparator voltage reference divided by 2 output.
Legend: CMOS = C	MOS cor	npatible i	nput or	output Analog = Analog input P = Power

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 P = Power

 ST = Schmitt Trigger input with CMOS levels
 O = Output
 I = Input

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

Note 1: This is the default Fault on Reset for the dsPIC33EDV64MC205 device. See Section 16.0 "High-Speed PWM Module" for more information.

2: A Schottky diode between the CAP1 pin and HVss is recommended to ensure that the CAP1 pin absolute minimum voltage specification of -0.3V is maintained.

3: Pin is connected to a device interconnect; see Table 1-1 for more information.

Pin M	Name	Pin Type	Buffer Type	PPS	Description
PGED1		I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1		I	ST	No	Clock input pin for Programming/Debugging Communication Channel 1.
PGED2		I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2		I	ST	No	Clock input pin for Programming/Debugging Communication Channel 2.
PGED3		I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3		Ι	ST	No	Clock input pin for Programming/Debugging Communication Channel 3.
MCLR		I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD		Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss		Ρ	Р	No	Ground reference for analog modules. This pin must be connected at all times.
Vdd		Р	—	No	Positive supply for peripheral logic and I/O pins.
VCAP		Р		No	CPU logic filter capacitor connection.
Vss		Р		No	Ground reference for logic and I/O pins.
VREF+		I	Analog	No	Analog voltage reference (high) input.
VREF-		I	Analog	No	Analog voltage reference (low) input.
	CMOS = CN ST = Schmi				

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

chmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

= Output TTL = TTL input buffer

Note 1: This is the default Fault on Reset for the dsPIC33EDV64MC205 device. See Section 16.0 "High-Speed **PWM Module**" for more information.

2: A Schottky diode between the CAP1 pin and HVss is recommended to ensure that the CAP1 pin absolute minimum voltage specification of -0.3V is maintained.

3: Pin is connected to a device interconnect; see Table 1-1 for more information.

TABLE 1-2: PINOUT I/O DESCRIPTIONS (CONTINUED)

WAKE PHA HSA VBA	Bate Driver N	Module I I/O	Functio	ns	
PHA HSA VBA		l I/O			
HSA VBA		I/O			HV digital edge input, device wake-up from Sleep with internal pull-down resistor.
HSA VBA					Phase A high-side MOSFET Driver reference, Back-EMF sense input.
VBA		0			Phase A high-side N-channel MOSFET Driver, active-high.
סנוס		P			Phase A high-side MOSFET Driver bias.
PHB		I/O			Phase B high-side MOSFET Driver reference, Back-EMF sense input.
HSB		0			Phase B high-side N-channel MOSFET Driver, active-high.
VBB		P			Phase B high-side MOSFET Driver bias.
PHC		I/O			Phase C high-side MOSFET Driver reference, Back-EMF sense input.
HSC		0			Phase C high-side N-channel MOSFET Driver, active-high.
VBC		P			Phase C high-side MOSFET driver bias.
LSA		0			Phase A low-side N-channel MOSFET Driver, active-high.
LSB		0			Phase B low-side N-channel MOSFET Driver, active-high.
LSC		0			Phase C low-side N-channel MOSFET Driver, active-high.
Vвоот		Р			External bootstrap circuit supply voltage output.
CAP1 ⁽²⁾		Р			Charge Pump Flying Capacitor Input 1.
CAP2		Р			Charge Pump Flying Capacitor Input 2.
HVdd		Р			Input supply.
Vreg		Р			Linear Regulator Output: 3.3V.
HVss		Р			MOSFET Driver Ground Reference
PWMAH ⁽³⁾		1			Phase A high-side control, internal 47 kΩ pull-down
PWMAL ⁽³⁾		1			Phase A low-side control, internal 47 k Ω pull-down
PWMBH ⁽³⁾		1			Phase B high-side control, internal 47 k Ω pull-down
PWMBL ⁽³⁾		1			Phase B low-side control, internal 47 kΩ pull-down
PWMCH ⁽³⁾		1			Phase C high-side control, internal 47 kΩ pull-down
PWMCL ⁽³⁾		I			Phase C low-side control, internal 47 kΩ pull-down
FAULT ⁽³⁾		0			Digital output, active-low Fault, open-drain
DE2 ⁽³⁾		UART			Digital communications port, open-drain
0E ⁽³⁾		I.			Digital input, output enable, Fault clearing, internal 47 k Ω pull-down
Legend:	CMOS = CM	IOS con	npatible i	nput oi	output Analog = Analog input P = Power
-	ST = Schmitt	t Triggei	r input wi	th CM0	DS levels O = Output I = Input

Note 1: This is the default Fault on Reset for the dsPIC33EDV64MC205 device. See Section 16.0 "High-Speed PWM Module" for more information.

2: A Schottky diode between the CAP1 pin and HVss is recommended to ensure that the CAP1 pin absolute minimum voltage specification of -0.3V is maintained.

TTL = TTL input buffer

3: Pin is connected to a device interconnect; see Table 1-1 for more information.

PPS = Peripheral Pin Select

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EDV64MC205 device requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.3 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.3 "Decoupling Capacitors")
- VCAP (see Section 2.4 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.5 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.6 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.7 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when the external voltage reference for the ADC module is implemented

Note: The AVDD and AVss pins must be connected, independent of the ADC voltage reference source.

- HVDD pin is used to supply 6V to 28V to the MOSFET Driver module
- This pin also supplies the on-chip 3.3V regulator and must be connected if the regulator output, VREG, is being used
- VREG pin is the 3.3V regulator output which may be used to power VDD inputs if desired

2.2 Power Requirements

The dsPIC33EDV64MC205 device powers its core digital logic at a nominal 1.8V. An internal 1.8V regulator is incorporated to allow the device to run its core logic from VDD.

The internal 1.8V regulator provides power to the core from the VDD pins. A low-ESR capacitor (such as ceramic or tantalum) must be connected to the VCAP pin to maintain the stability of the 1.8V regulator.

The dsPIC33EDV64MC205 MOSFET Driver module incorporates an on-chip 3.3V regulator. This regulator outputs 3.3V on the VREG pin when 6V to 28V are supplied to the HVDD pin.


VDD pins may be powered by either an external power supply or the VREG output pin. If an external power supply is used to power the VDD pins directly, the HVDD pin does not need to be powered to program the dsPIC33EDV64MC205 device.

2.3 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10V to 20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the Printed Circuit Board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \ \mu$ F to $0.001 \ \mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, $0.1 \ \mu$ F in parallel with $0.001 \ \mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.



- ote 1: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 1Ω and the inductor capacity greater than 10 mA.
 - **2:** VDD/AVDD pins may be powered by either an external power supply or by the 3.3V VREG output.
 - 3: A Schottky diode between CAP1 pin and HVss is recommended to ensure that CAP1 pin absolute minimum voltage spec of -0.3V is maintained.

Where:

$$f = \frac{FCNV}{2}$$
 (i.e., ADC conversion rate/2)
$$f = \frac{1}{(2\pi\sqrt{LC})}$$
$$L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

2.3.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including DSCs, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.4 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (<1 Ohm) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output to the internal 1.8V regulator voltage used to supply the dsPIC[®] DSC core logic. A capacitor greater than 4.7 μ F (10 μ F is recommended) must be connected between the VCAP pin and Vss. The type can be ceramic or tantalum. See **Section 30.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceed one-quarter inch (6 mm). See Section 27.4 "Internal 1.8V Core Voltage Regulator" for details.

2.5 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:


- Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the MCLR pin during programming and debugging operations.

Place the components, as shown in Figure 2-2, within one-quarter inch (6 mm) from the MCLR pin.





2.6 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- *"Using MPLAB[®] ICD 3"* (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

2.7 External Oscillator Pins

When the Primary Oscillator (POSC) circuit is used to connect a crystal oscillator, special care and consideration is needed to ensure proper operation. The POSC circuit should be tested across the environmental conditions that the end product is intended to be used. The load capacitors specified in the crystal oscillator data sheet can be used as a starting point, however, the parasitic capacitance from the PCB traces can affect the circuit, and the values may need to be altered to ensure proper start-up and operation. Excessive trace length and other physical interaction can lead to poor signal quality. Poorly tuned oscillator circuits can have reduced amplitude, incorrect frequency (runt pulses), distorted waveforms and long start-up times that may result in unpredictable application behavior, such as instruction misexecution, illegal op code fetch, etc. Ensure that the crystal oscillator circuit is at full amplitude and correct frequency before the system begins to execute code. In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator do not have high frequencies, short rise and fall times and other similar noise.


2.8 External Oscillator Layout Guidance

Use best practices during PCB layout to ensure robust start-up and operation. The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. If using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. Suggested layouts are shown in Figure 2-3. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the Microchip website (www.microchip.com):

- AN943, "Practical PICmicro® Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"
- AN1798, "Crystal Selection for Low-Power Secondary Oscillator

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT Single-Sided and In-Line Layouts:



2.9 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to a certain frequency (see Section 9.0 "Oscillator Configuration") to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

2.10 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a Logic Low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (www.microchip.com/ DS70359) in the "dsPIC33/PIC24 Family Reference Manual".
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for Digital Signal Processing (DSP). The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EDV64MC205 device has sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

3.2 Instruction Set

The instruction set for the dsPIC33EDV64MC205 device has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base Data Space can be addressed as 64 Kbytes (32K words).

The Data Space includes two ranges of memory, referred to as X and Y data memory. Each memory range is accessible through its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. On the dsPIC33EDV64MC205 device, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Spaces have memory locations that are device-specific, and are described further in the data memory maps in Section 4.2 "Data Address Space".

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 32-Kbyte aligned program word boundary. The Program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Moreover, the Base Data Space address is used in conjunction with a Data Space Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to the "Data Memory" (DS70595) and "dsPIC33/PIC24 Program Memory" (DS70000613) sections in the "dsPIC33/PIC24 Family *Reference Manual*" for more details on EDS, PSV and table accesses.

On the dsPIC33EDV64MC205 device, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms.


3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- · Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

FIGURE 3-1: dsPIC33EDV64MC205 CPU BLOCK DIAGRAM



3.5 **Programmer's Model**

The programmer's model for the dsPIC33EDV64MC205 device is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EDV64MC205 device contains control registers for Modulo Addressing, Bit-Reversed Addressing and interrupts. These registers are described in subsequent sections of this document.


All registers associated with the programmer's model are memory-mapped, as shown in Table 4-1.

TABLE 3-1:	PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Register(s) Name	Description
W0 through W15	Working Register Array
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
DSWPAG	Extended Data Space (EDS) Write Page Register
RCOUNT	REPEAT Loop Count Register
DCOUNT	DO Loop Count Register
DOSTARTH ⁽¹⁾ , DOSTARTL ⁽¹⁾	DO Loop Start Address Register (High and Low)
DOENDH, DOENDL	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits
Note 1: The DOSTARTH and D	OSTARTI registers are read-only

The DOSTARTH and DOSTARTL registers are read-only. Note 1:





3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

3.6.1 KEY RESOURCES

- "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

3.7 CPU Control and Status Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0						
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC						
bit 15		•		Т			bit a						
R/W-0 ^{(1,}	²⁾ R/W-0 ^(1,2)	R/W-0 ^(1,2)	R-0	R/W-0	R/W-0	R/W-0	R/W-0						
IPL2	IPL1	IPL0	RA	N	OV	Z	C						
bit 7			101			_	bit (
Legend:		C = Clearable	bit										
R = Reada	ble bit	W = Writable		U = Unimplen	nented bit, read	l as '0'							
-n = Value		'1'= Bit is set		'0' = Bit is clea		x = Bit is unkr	nown						
bit 15	OA: Accumu	lator A Overflow	Status bit										
	1 = Accumula	ator A has overf	lowed										
	0 = Accumula	ator A has not o	verflowed										
bit 14	-	OB: Accumulator B Overflow Status bit											
		1 = Accumulator B has overflowed0 = Accumulator B has not overflowed											
bit 13	SA: Accumul	SA: Accumulator A Saturation 'Sticky' Status bit ⁽³⁾											
		ator A is saturate ator A is not satu		en saturated at s	some time								
bit 12	SB: Accumul	SB: Accumulator B Saturation 'Sticky' Status bit ⁽³⁾											
		ator B is saturat ator B is not sat		en saturated at	some time								
bit 11	0AB: 0A 0	OAB: OA OB Combined Accumulator Overflow Status bit											
		ators A or B hav Accumulators A d		erflowed									
bit 10	SAB: SA S	SAB: SA SB Combined Accumulator 'Sticky' Status bit											
		ators A or B are accumulators A o			irated at some	time							
bit 9	DA: DO Loop	DA: DO Loop Active bit											
		1 = DO loop is in progress											
		0 = DO loop is not in progress											
bit 8		DC: MCU ALU Half Carry/Borrow bit 1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)											
	-	out from the 4th I sult occurred	low-order bit (for byte-sized d	iata) or 8th low-	order bit (for wo	ord-sized data						
	0 = No carry	v-out from the 4 the result occur		bit (for byte-size	ed data) or 8th	low-order bit (for word-size						
	The IPL[2:0] bits a Level. The value i												
	IPL[3] = 1.												

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL[2:0]: CPU Interrupt Priority Level Status bits ^(1,2)
	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (two's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL [3] = $1 \pm \log r$ interrupts are disabled when

- Iote 1: The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL[3] = 1. User interrupts are disabled when IPL[3] = 1.
 - 2: The IPL[2:0] Status bits are read-only when the NSTDIS bit (INTCON1[15]) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0							
VAR		US1	US0	EDT ⁽¹⁾	DL2	DL1	DL0							
bit 15				•			bit							
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0							
SATA ⁽¹⁾	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF							
bit 7				L			bit							
Legend:		C = Clearable	e bit											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown							
bit 15	1 = Variable e	e Exception Pro exception proce eption process	essing latency	is enabled										
bit 14	Unimplemen	ted: Read as '	0'											
bit 13-12	US[1:0]: DSF	P Multiply Unsig	gned/Signed C	ontrol bits										
	01 = DSP en	ed gine multiplies gine multiplies gine multiplies	are unsigned	٦										
bit 11	EDT: Early DO	EDT: Early DO Loop Termination Control bit ⁽¹⁾												
	1 = Terminate 0 = No effect	es executing DO	loop at end o	of current loop	iteration									
bit 10-8	DL[2:0]: DO Loop Nesting Level Status bits													
	111 = Seven	111 = Seven Do loops are active												
	•													
	•													
	• 001 = One D	• 001 = One DO loop is active												
		 loops are act 												
bit 7	SATA: ACCA	Saturation En	able bit ⁽¹⁾											
		ator A saturation ator A saturation												
bit 6	SATB: ACCB	Saturation En	able bit											
	1 = Accumula	ator B saturatio ator B saturatio	n is enabled											
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit									
	1 = Data Spa	ce write satura	tion is enabled	ł										
bit 4	 0 = Data Space write saturation is disabled ACCSAT: Accumulator Saturation Mode Select bit 													
		ration (super s ration (normal												
bit 3		terrupt Priority	,	oit 3 ⁽²⁾										
-	1 = CPU Inter													

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	 SFA: Stack Frame Active Status bit 1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values 0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
bit 1	 RND: Rounding Mode Select bit 1 = Biased (conventional) rounding is enabled 0 = Unbiased (convergent) rounding is enabled
bit 0	 IF: Integer or Fractional Multiplier Mode Select bit 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply
Note 1:	These bits are always read as '0'.

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EDV64MC205 ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70000157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU Multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- · 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed, unsigned or mixed-sign DSP multiply (US)
- · Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

TABLE 3-2:DSP INSTRUCTIONSSUMMARY

Instruction	Algebraic Operation	ACC Write-Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "dsPIC33/PIC24 Program Memory" (www.microchip.com/DS70000613) in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33EDV64MC205 device architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EDV64MC205 device is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from a table operation or Data Space remapping, as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG[7] to read Device ID sections of the configuration memory space.

Figure 4-1 shows the memory map for the dsPIC33EDV64MC205 device.




FIGURE 4-1: PROGRAM MEMORY MAP FOR THE dsPIC33EDV64MC205 DEVICE⁽¹⁾

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word and addresses are incremented, or decremented by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

The dsPIC33EDV64MC205 device reserves the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33EDV64MC205 device CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes (32K words).

The base Data Space address is used in conjunction with a Data Space Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

The dsPIC33EDV64MC205 device implements up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers (SFRs) and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data are aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EDV64MC205 device instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by SFRs. These are used by the dsPIC33EDV64MC205 device core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.




FIGURE 4-3: DATA MEMORY MAP FOR THE dsPIC33EDV64MC205 DEVICE

4.2.5 X AND Y DATA SPACES

The dsPIC33EDV64MC205 device core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY. N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

4.3.1 KEY RESOURCES

- "dsPIC33/PIC24 Program Memory" (DS70000613) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

4.4 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

File	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
Name																		Resets
W0	0000		W0 (WREG)										XXXX					
W1	0002								W1									XXXX
W2	0004		W2										XXXX					
W3	0006		W3										XXXX					
W4	0008		W4										XXXX					
W5	000A								W5									XXXX
W6	000C								W6									XXXX
W7	000E								W7									XXXX
W8	0010								W8									XXXX
W9	0012								W9									XXXX
W10	0014								W10									XXXX
W11	0016								W11									XXXX
W12	0018								W12									XXXX
W13	001A								W13									XXXX
W14	001C								W14									XXXX
W15	001E								W15									xxxx
SPLIM	0020								SPLI	N								0000
ACCAL	0022								ACCA	L								0000
ACCAH	0024								ACCA	.H								0000
ACCAU	0026			S	ign Extensio	n of ACCA[39]						ACO	CAU				0000
ACCBL	0028								ACCB	L								0000
ACCBH	002A								ACCB	Н								0000
ACCBU	002C			S	ign Extensio	n of ACCB[39]						ACO	CBU				0000
PCL	002E							F	PCL[15:0]									0000
PCH	0030	_	_	—	_	_	_	_	_	_				PCH[6:0]				0000
DSRPAG	0032	_	_	_	_	_	_					DSRPA	G[9:0]					0001
DSWPAG	0034	_	-	_	_	-	_	_				DS	SWPAG[8:	0]				0001
RCOUNT	0036			•	•		•	•	RCOUNT	[15:0]								0000
DCOUNT	0038		DCOUNT[15:0]									0000						
DOSTARTL	003A							DOS	STARTL[15:1									0000
DOSTARTH	003C	_	_	—	_	_	—		—	_	—			DOSTA	RTH[5:0]			0000
DOENDL	003E							DC	ENDL[15:1]									0000
DOENDH	0040	_	_	_	_	_	_	_	_	_	_			DOEN	DH[5:0]			0000
legend: v =						tel D I												1

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70005292F-page 36

TABLE 4-1:	CPU CORE REGISTER MAP (CONTINUED)
------------	-----------------------------------

	••						,											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC		IPL[2:0]		RA	Ν	OV	Z	С	0000
CORCON	0044	VAR	_	US	[1:0]	EDT		DL[2:0]		SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_		BWM	1[3:0]			YWM	[3:0]			XWM	[3:0]		0000
XMODSRT	0048		XMODSRT[15:0] — XMODEND[15:0] —															0000
XMODEND	004A		XMODEND[15:0] —															0001
YMODSRT	004C		XMODEND[15:0] — YMODSRT[15:0] —															0000
YMODEND	004E							YMC	DDEND[15:0)]							—	0001
XBREV	0050	BREN							XB	REV[14:0]								0000
DISICNT	0052	_	—							DISICNT[13:0]							0000
TBLPAG	0054	—	—	_	_	_	_	_	_				TBLPA	G[7:0]				0000
MSTRPR	0058					•			MSTRPR	[15:0]								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	_	—	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	_	-	_	_	—	—			_	IC4IF	IC3IF	DMA3IF	_	_	SPI2IF	SPI2EIF	0000
IFS3	0806	—	_	_	—	_	QEI1IF	PSEMIF	—	_	_	_	_	_	MI2C2IF	SI2C2IF	—	0000
IFS4	0808	—	_	CTMUIF	—	_	_	_	—	_	_	_	_	CRCIF	U2EIF	U1EIF	—	0000
IFS5	080A	PWM2IF	PWM1IF	_	_	_	_	_	—	_	_	_	_	_	_	_	_	0000
IFS6	080C	_	_	_	_	_	_	_	—	_	_	_	_	_	_	_	PWM3IF	0000
IFS8	0810	r(1)	ICDIF	_	_	_	_	_	_	_	_	—	_	_	_	—	—	0000
IFS9	0812	_	_	_	_	_	_	_	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC0	0820	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	—	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	_			_	_	_		_	—	IC4IE	IC3IE	DMA3IE		—	SPI2IE	SPI2EIE	0000
IEC3	0826	—	—	—	—	—	QEI1IE	PSEMIE	—	—	—	—	—	_	MI2C2IE	SI2C2IE	—	0000
IEC4	0828	—	—	CTMUIE	—	—	—	-	—	—	—	—	—	CRCIE	U2EIE	U1EIE	—	0000
IEC5	082A	PWM2IE	PWM1IE	—	—	—	—	-	—	—	—	—	—	_	—	—	—	0000
IEC6	082C	—	—	_	—	—	—	-	—	—	—	—	—	_	—	—	PWM3IE	0000
IEC8	0830	r ⁽¹⁾	ICDIE	_	—	—	—	-	—	—	—	—	—	_	—	—	—	0000
IEC9	0832	—	—	_	—	—	—	-	—	—	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	—	0000
IPC0	0840	_		T1IP[2:0]		_		OC1IP[2:0)]	—		IC1IP[2:0]				INT0IP[2:0]		4444
IPC1	0842	—		T2IP[2:0]		—		OC2IP[2:0)]	—		IC2IP[2:0]				DMA0IP[2:0]		4444
IPC2	0844	—		U1RXIP[2:0)]	—		SPI1IP[2:0)]	—		SPI1EIP[2:0]]			T3IP[2:0]		4444
IPC3	0846	—	_		—	—	I	DMA1IP[2:	0]	—		AD1IP[2:0]				U1TXIP[2:0]		0444
IPC4	0848	_		CNIP[2:0]		_		CMIP[2:0]]	—		MI2C1IP[2:0]			SI2C1IP[2:0]		4444
IPC5	084A	—	—	—	—	—	—	-	—	—	—	—	—	_		INT1IP[2:0]		0004
IPC6	084C	—		T4IP[2:0]		—		OC4IP[2:0)	—		OC3IP[2:0]		_		DMA2IP[2:0]		4444
IPC7	084E	—		U2TXIP[2:0)]	—		U2RXIP[2:	0]	—		INT2IP[2:0]		_		T5IP[2:0]		4444
IPC8	0850	—	—	—	—	—		C1RXIP[2:	0]	—		SPI2IP[2:0]		_	:	SPI2EIP[2:0]		0444
IPC9	0852	—	—	—	—	—		IC4IP[2:0]		—		IC3IP[2:0]		_		DMA3IP[2:0]		0444
IPC12	0858	—	—	—	—	—	I	VII2C2IP[2:	0]	—		SI2C2IP[2:0]]	_	—	—	—	0440
IPC14	085C	—		PSEMIP[2:0	0]	—		QEI1IP[2:0	0]	—		PSEMIP[2:0]	_	—	—	—	0440
IPC16	0860	_		CRCIP[2:0]	_		U2EIP[2:0]	—		U1EIP[2:0]			—	-	_	4440
IPC19	0866	—		_	—	—	—	_		_		CTMUIP[2:0]	_	_	_	—	0040
IPC23	086E	—		PWM2IP[2:	0]	—	F	PWM1IP[2:	0]	_	_	—	_	_	_	_	—	4400
IPC24	0870	—	_	_	—	_	_	—	_	_	_	_	_	_	I	PWM3IP[2:0]		0004

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: Reserved, maintain as default.

TABLE 4-2:	INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)
------------	---

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC35	0886	_	r ⁽¹⁾	r(1)	r(1)	—		ICDIP[2:0]		_	-	_	-	—	_	_	_	4400
IPC36	0888	_		PTG0IP[2:0)]	_	P	[GWDTIP]	2:0]	_	F	PTGSTEPIP[2	:0]	_	_	_	_	4440
IPC37	088A	_	_	_	_	_		PTG3IP[2:0)]	_		PTG2IP[2:0]		_	I	PTG1IP[2:0]		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	PTG3IP[2:0]			SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	_	_	_	_	_	_	_	_	_	DAE	DOOVR	_	_	_	_	0000
INTCON4	08C6	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SGHT	0000
INTTREG	08C8	_	_	_	_		ILR[3:0]					VECNU	IM[7:0]				0000

Legend: - = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

Note 1: Reserved, maintain as default.

IABLE 4	4-3:	IIME	R1 IHR	OUGH	IIWER5	REGIS		P										
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	—	—	_	_	_		TGATE	TCKF	PS[1:0]		TSYNC	TCS	—	0000
TMR2	0106								Timer2	Register								XXXX
TMR3HLD	0108						Time	er3 Holding	Register (fo	r 32-bit time	er operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	—	TSIDL	_	_	—	—	_		TGATE	TCKF	PS[1:0]	T32		TCS	—	0000
T3CON	0112	TON	—	TSIDL			—	—	_		TGATE	TCKF	PS[1:0]	—		TCS	—	0000
TMR4	0114								Timer4	Register								XXXX
TMR5HLD	0116						Т	imer5 Holdi	ng Register	(for 32-bit o	perations on	ıly)						XXXX
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	—	TSIDL	_	_	—	—	_		TGATE	TCKF	PS[1:0]	T32		TCS	—	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	—	_	TGATE	TCKF	PS[1:0]	_	_	TCS	—	0000

dsPIC33EDV64MC205

TABLE 4-3: TIMER1 THROUGH TIMER5 REGISTER MAP

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4	1-4:	INPUT		JRE 1 T	HROUG	ih inpu	T CAPT	URE 4	REGIST	ER MA	5							
File Name	Addr.	Bit 15															Bit 0	All Resets
IC1CON1	0140	_	- ICSIDL ICTSEL[2:0] - - - ICI[1:0] ICOV ICBNE ICM[2:0] - - - - - - - ICCI[1:0] ICOV ICBNE ICM[2:0] - - - - - ICS12 ICTRIG TRIGSTAT - SYNCSEL[4:0] - - - - ICS12 ICTSEL[2:0] - - ICI[1:0] ICOV ICBNE ICM[2:0] - - ICSIDL ICTSEL[2:0] - - - ICI[1:0] ICOV ICBNE ICM[2:0] - - - - ICS1DL ICTSEL[2:0] - - - SYNCSEL[4:0] - - - ICS12 ICTSEL[2:0] - - ICI[1:0] ICOV ICBNE ICM[2:0] - - Input Capture 2 Buffer Register Input Capture 2 Timer SYNCSEL[4:0] ICM[2:0] - - ICSIDL ICTSEL[2:0] - - ICI[1:0] ICOV ICBNE ICM[2:0] - - - IC32 ICTRIG TRIGSTAT - SYNCSEL[4:0] - - - I													0000		
IC1CON2	0142	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_		S	YNCSEL[4:	0]		000D
IC1BUF	0144							Inpu	ut Capture ?	1 Buffer Reg	gister							XXXX
IC1TMR	0146								Input Capt	ture 1 Timer								0000
IC2CON1	0148	_	- ICSIDL ICTSEL[2:0] - - ICI[1:0] ICOV ICBNE ICM[2:0] - - - - - - ICTRIG TRIGSTAT - SYNCSEL[4:0]															0000
IC2CON2	014A	_	<u> IC32</u> ICTRIG TRIGSTAT <u>-</u> SYNCSEL[4:0]															000D
IC2BUF	014C		- - - - IC32 ICTRIG TRIGSTAT - SYNCSEL[4:0]															XXXX
IC2TMR	014E		- - - IC32 ICTRIG TRIGSTAT - SYNCSEL[4:0] Input Capture 2 Buffer Register Input Capture 2 Timer															0000
IC3CON1	0150	_	_	ICSIDL		ICTSEL[2:0]		—	_	_	ICI[1	[:0]	ICOV	ICBNE		ICM[2:0]		0000
IC3CON2	0152	_	_	—	_	_	_	_	IC32	ICTRIG	TRIGSTAT	—		S	YNCSEL[4:	0]		000D
IC3BUF	0154							Inpu	ut Capture 3	Buffer Reg	jister							XXXX
IC3TMR	0156								Input Capt	ture 3 Timer								0000
IC4CON1	0158	_	—	ICSIDL		ICTSEL[2:0]		—	—	—	ICI[1	:0]	ICOV	ICBNE		ICM[2:0]		0000
IC4CON2	015A	_		—	_	_	_	—	IC32	ICTRIG	TRIGSTAT	—		S	YNCSEL[4:	0]		000D
IC4BUF	015C				•			Inpu	ut Capture 4	4 Buffer Reg	gister		•					XXXX
IC4TMR	015E								Input Capt	ture 4 Timer								0000

INDUT CARTURE 4 THROUGH INDUT CARTURE 4 RECISTER MAD

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4	-5:	Image: Control of Con																				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets				
OC1CON1	0900	—	—	OCSIDL	(OCTSEL[2:0)]	—	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	Bit 3 Bit 2 Bit 1 Bit 0 Re TA TRIGMODE OCM[2:0] 0 SYNCSEL[4:0] X X TA TRIGMODE OCM[2:0] 0 SYNCSEL[4:0] 0 X TA TRIGMODE OCM[2:0] 0								
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SY	Bit 3 Bit 2 Bit 1 Bit 0 Re RIGMODE OCM[2:0] 0 0 SYNCSEL[4:0] 0 x x RIGMODE OCM[2:0] 0 x RIGMODE OCM[2:0] 0 x RIGMODE OCM[2:0] 0 x SYNCSEL[4:0] 0 x x RIGMODE OCM[2:0] 0 x SYNCSEL[4:0] 0 x x RIGMODE OCM[2:0] 0 x RIGMODE OCM[2:0] 0 x SYNCSEL[4:0] 0 x x							
OC1RS	0904						t11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Resets EEL[2:0] — ENFLTB ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] 0000 Output Compare 1 Register															
OC1R	0906	Image Image <										XXXX										
OC1TMR	0908		International Internal International Internationa													XXXX						
OC2CON1	090A	_	International problem internation problem international problem international p										0000									
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		4 Bit 3 Bit 2 Bit 1 Bit 0 Re LTA TRIGMODE OCM[2:0] 00 SYNCSEL[4:0] 00 LTA TRIGMODE OCM[2:0] 00 LTA TRIGMODE OCM[2:0] 00 SYNCSEL[4:0] 00 00 SYNCSEL[4:0] 00								
OC2RS	090E							Outp	out Compare	e 2 Seconda	ary Register	Bit o Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Resets OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 Register xxxx xxxx er OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 IGSTAT OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 IGSTAT OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 xxxx er V SYNCSEL[4:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 0000 IGSTAT OCFLTA TRIGMODE OCM[2:0] 0000 IGSTAT OCTRIS SYNCSEL[4:0] 00000 XXXX										
OC2R	0910		Output Compare 1 Secondary Register Output Compare 1 Register Timer Value 1 Register - OCSIDL OCTSEL[2:0] - ENFLTA - OCFLTB OCFLTA TRIGMODE OCM[2:0] ID FLTOUT FLTRIEN OCINV - - OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] Output Compare 2 Secondary Register Output Compare 2 Register Timer Value 2 Register OUtput Compare 2 Register OUtput Compare 2 Register OCSIDL OCTSEL[2:0] - ENFLTB ENFLTA - OCFLTB OCFLTA TRIGMODE OCM[2:0] OUtput Compare 2 Register Timer Value 2 Register OUtput Compare 3 Secondary Register OUtput Compare 3 Secondary Register Output Compare 3 Secondary Register Output Compare 3 Register										XXXX									
OC2TMR	0912	Output Compare 1 Secondary Register Output Compare 1 Register Output Compare 1 Register Timer Value 1 Register - OCSIDL OCTSEL[2:0] - ENFLTA - OCFLTB OCFLTA TRIGMODE OCM[2:0] FLTMD FLTTRIEN OCINV - - OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] Output Compare 2 Secondary Register Output Compare 2 Register Timer Value 2 Register OUtput Compare 2 Register OUtput Compare 2 Register OUtput Compare 2 Register Timer Value 2 Register OUtput Compare 2 Register OUtput Compare 2 Register OUTPUE OFTSEL[2:0] - ENFLTB ENFLTA - OCFLTB OCFLTA TRIGMODE OCM[2:0] OCM[2:0] FLTMD FLTOUT FLTRIEN OCINV - - OC32 OCTRIG TRIGSTAT OCFLTA TRIGMODE OCM[2:0] OUtput Compare 3 Secondary Register OUtput Compare 3 Register <td>XXXX</td>										XXXX										
OC3CON1	0914	_	_	OCSIDL	(OCTSEL[2:0)]	_	ENFLTB	ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] 0000 octraid TRIGSTAT OCTRIS SYNCSEL[4:0] 0000 e 2 Secondary Register xxxx xxxx ompare 2 Register xxxx xxxx /alue 2 Register xxxx xxxx ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] 0000 0000 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] 0000 000								0000				
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	S SYNCSEL[4:0] 0 x x x B OCFLTA TRIGMODE OCM[2:0] 0 S SYNCSEL[4:0] 0 0									
OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							XXXX				
OC3R	091A								Output Co	mpare 3 Re	egister							XXXX				
OC3TMR	091C								Timer V	alue 3 Regi	ster							XXXX				
OC4CON1	091E	_	_	OCSIDL	(OCTSEL[2:0)]	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM[2:0]		0000				
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	_	OC32	Iue 3 Register xxxx ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] 0000												
OC4RS	0922			TOUT FLTRIEN OCINV — — OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL[4:0] Output Compare 3 Secondary Register Output Compare 3 Register Timer Value 3 Register OCSIDL OCTSEL[2:0] — ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] Output Compare 4 Secondary Register Output Compare 3 Register OCSIDL OCTSEL[2:0] — ENFLTA — OCFLTB OCFLTA TRIGMODE OCM[2:0] OCM[2:0] OUtput Compare 4 Secondary Register SYNCSEL[4:0] Output Compare 4 Secondary Register SYNCSEL[4:0] OUtput Compare 4 Secondary Register SYNCSEL[4:0] SYNCSEL											XXXX							
OC4R	0924								Output Co	mpare 4 Re	egister							XXXX				
OC4TMR	0926								Timer V	alue 4 Regi	ster							XXXX				

-**•••**

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6:	PTG REGISTER MAP
------------	------------------

PTGCON OAC2 PTGCLK[2:0] PTGDIV[4:0] PTGPWD[3:0] - PTGWDT[2:0] PTGBTE OAC4 ADCTS[4:1] IC4TSS IC3TSS IC2TSS IC1TSS OC4CS OC3CS OC2CS OC4TSS OC3TSS OC2TSS OC3TSS OC3TSS OC2TSS OC3TSS OC2TSS OC3TSS OC3TSS OC2TSS OC3TSS OC3TSS OC2TSS OC3TSS OC3TSS OC2TSS OC3TSS		-0.	1101																
PTGCON 0AC2 PTGCLK[2:0] PTGDIV[4:0] PTGPWD[3:0] - PTGWDT[2:0] PTGBTE 0AC4 ADCTS[4:1] IC4TSS IC3TSS IC1TSS OC4CS OC3CS OC2CS OC1CS OC4TSS OC3TSS OC2TSS OC3TSS OC2TSS OC3TSS OC2TSS OC3TSS OC3TSS OC3TSS OC2TSS OC3TSS O		Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGBTE 0AC4 ADCTS[4:1] IC4TSS IC3TSS IC1TSS OC4CS OC3CS OC2CS OC4TSS OC3TSS OC2TSS PTGHOLD 0AC6	PTGCST	0AC0	PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWDTO	—	_	-	—	PTGIT	M[1:0]	0000
PTGHOLD 0AC6	PTGCON	0AC2	F	PTGCLK[2	:0]		I	PTGDIV[4:0)]			PTGPWD	[3:0]		_	P	TGWDT[2:	0]	0000
PTGTOLIM 0AC8 PTGTOLIM [15:0] PTGT1LIM 0ACA PTGT1LIM[15:0] PTGSDLIM 0ACC PTGSDLIM[15:0] PTGC0LIM 0ACE PTGC0LIM[15:0] PTGC1LIM 0AD0 PTGC1LIM[15:0] PTGADJ 0AD2 PTGL0[15:0] PTGQPTR 0AD6 — — — — — — — — — — — — — — — — — — —	PTGBTE	0AC4		ADC	CTS[4:1]		IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGT1LIM 0ACA PTGT1LIM 0ACC PTGSDLIM 0ACC PTGSDLIM 0ACC PTGC0LIM 0ACC PTGC0LIM 0ACC PTGC1LIM 0AD0 PTGC0LIM 0AD2 PTGADJ 0AD2 PTGADJ(15:0) PTGQPTR 0AD6 PTGQUE0 0AD8 STEP1[7:0] PTGQUE1 0ADA STEP3[7:0] STEP2[7:0] PTGQUE2 0ADC STEP5[7:0] STEP4[7:0] PTGQUE3 0AD2 STEP9[7:0] STEP6[7:0] PTGQUE3 0AD2 STEP9[7:0] STEP6[7:0]	PTGHOLD	0AC6								PTGHOL	.D[15:0]								0000
PTGSDLIM 0ACC PTGSDLIM [15:0] PTGC0LIM 0ACE PTGC0LIM[15:0] PTGC1LIM 0AD0 PTGC0LIM[15:0] PTGADJ 0AD2 PTGADJ[15:0] PTGL0 0AD4 PTGC0LIM[15:0] PTGQPTR 0AD6 - - - - PTGQPTR[4:0] PTGQUE0 0AD8 STEP1[7:0] STEP0[7:0] STEP0[7:0] PTGQUE2 0ADA STEP5[7:0] STEP4[7:0] STEP4[7:0] PTGQUE3 0AD6 STEP9[7:0] STEP6[7:0] STEP6[7:0] PTGQUE4 0AD6 STEP9[7:0] STEP6[7:0] STEP6[7:0] PTGQUE4 0AD6 STEP9[7:0] STEP6[7:0] STEP6[7:0]	PTGT0LIM	0AC8								PTGT0LI	M[15:0]								0000
PTGCOLIM 0ACE PTGCOLIM[15:0] PTGC1LIM 0AD0 PTGC1LIM[15:0] PTGADJ 0AD2 PTGADJ[15:0] PTGL0 0AD4 PTGL0[15:0] PTGQPTR 0AD6 — — — — — PTGQ0[15:0] PTGQUE0 0AD8 STEP1[7:0] STEP1[7:0] STEP0[7:0] STEP2[7:0] PTGQUE1 0ADA STEP3[7:0] STEP4[7:0] STEP4[7:0] PTGQUE3 0ADE STEP1[7:0] STEP4[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP9[7:0] STEP6[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP9[7:0] STEP6[7:0] STEP6[7:0] PTGQUE5 0AE2 STEP1[7:0] STEP1[7:0] STEP10[7:0]	PTGT1LIM	0ACA								PTGT1LI	M[15:0]								0000
PTGC1LIM 0AD0 PTGC1LIM[15:0] PTGADJ 0AD2 PTGADJ[15:0] PTGL0 0AD4 PTGL0[15:0] PTGQPTR 0AD6 — — — — — — — — — PTGQPTR[4:0] PTGQUE0 0AD8 STEP1[7:0] PTGQUE1 0ADA STEP1[7:0] PTGQUE2 0ADC STEP5[7:0] PTGQUE3 0ADE STEP7[7:0] PTGQUE4 0AD6 STEP7[7:0] PTGQUE4 0AD6 STEP7[7:0] PTGQUE4 0ADE STEP9[7:0] PTGQUE5 0AE2 STEP1[7:0]	PTGSDLIM	0ACC		PTGSDLIM[15:0]														0000	
PTGADJ 0AD2 PTGADJ 0AD4 PTGL0 0AD4 PTGL0[15:0] PTGQPTR 0AD6 - - - - - - PTGL0[15:0] PTGQPTR 0AD6 - - - - - - - PTGL0[15:0] PTGQPTR 0AD6 - - - - - - - PTGL0[15:0] PTGQUE0 0AD8 STEP1[7:0] STEP1[7:0] STEP0[7:0] STEP0[7:0] STEP0[7:0] PTGQUE1 0ADA STEP1[7:0] STEP1[7:0] STEP1[7:0] STEP1[7:0] PTGQUE2 0ADC STEP1[7:0] STEP1[7:0] STEP1[7:0] STEP1[7:0] PTGQUE3 0ADE STEP1[7:0] STEP1[7:0] STEP10[7:0] STEP10[7:0]	PTGC0LIM	0ACE		PTGC0LIM[15:0]														0000	
PTGL0 0AD4 PTGL0 0AD6 — — — — PTGL0[15:0] PTGQPTR 0AD6 — — — — — — — PTGL0[15:0] PTGQPTR 0AD6 — — — — — — — PTGL0[15:0] PTGQUE0 0AD8 STEP1[7:0] STEP1[7:0] STEP0[7:0] STEP0[7:0] PTGQUE1 0ADA STEP1[7:0] STEP1[7:0] STEP1[7:0] STEP1[7:0] PTGQUE3 0ADE STEP1[7:0] STEP1[7:0] STEP6[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP1[7:0] STEP1[7:0] STEP6[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP1[7:0] STEP1[7:0] STEP6[7:0] STEP6[7:0] PTGQUE5 0AE2 STEP1[7:0] STEP1[7:0] STEP10[7:0] STEP10[7:0]	PTGC1LIM	0AD0																0000	
PTGQPTR 0AD6 - - - - - - - PTGQPTR[4:0] PTGQUE0 0AD8 STEP1[7:0] STEP0[7:0] STEP0[7:0] PTGQUE1 0ADA STEP3[7:0] STEP2[7:0] PTGQUE2 0ADC STEP5[7:0] STEP4[7:0] PTGQUE3 0ADE STEP9[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP9[7:0] STEP9[7:0] PTGQUE5 0AE2 STEP11[7:0] STEP10[7:0]	PTGADJ	0AD2								PTGAD	J[15:0]								0000
PTGQUE00AD8STEP1[7:0]STEP0[7:0]PTGQUE10ADASTEP3[7:0]STEP2[7:0]PTGQUE20ADCSTEP5[7:0]STEP4[7:0]PTGQUE30ADESTEP7[7:0]STEP6[7:0]PTGQUE40AE0STEP9[7:0]STEP8[7:0]PTGQUE50AE2STEP11[7:0]STEP10[7:0]	PTGL0	0AD4								PTGL0	[15:0]								0000
PTGQUE10ADASTEP3[7:0]STEP2[7:0]PTGQUE20ADCSTEP5[7:0]STEP4[7:0]PTGQUE30ADESTEP7[7:0]STEP6[7:0]PTGQUE40AE0STEP9[7:0]STEP8[7:0]PTGQUE50AE2STEP11[7:0]STEP10[7:0]	PTGQPTR	0AD6	—	_	_	—	_		—	—	_	_			F	TGQPTR[4	4:0]		0000
PTGQUE20ADCSTEP5[7:0]STEP4[7:0]PTGQUE30ADESTEP7[7:0]STEP6[7:0]PTGQUE40AE0STEP9[7:0]STEP8[7:0]PTGQUE50AE2STEP11[7:0]STEP10[7:0]	PTGQUE0	0AD8				STEF	P1[7:0]							STEPO	[7:0]				0000
PTGQUE3 0ADE STEP7[7:0] STEP6[7:0] PTGQUE4 0AE0 STEP9[7:0] STEP8[7:0] PTGQUE5 0AE2 STEP11[7:0] STEP10[7:0]	PTGQUE1	0ADA				STEF	P3[7:0]							STEP2	2[7:0]				0000
PTGQUE4 0AE0 STEP9[7:0] STEP8[7:0] PTGQUE5 0AE2 STEP11[7:0] STEP10[7:0]	PTGQUE2	0ADC				STEF	P5[7:0]							STEP4	[7:0]				0000
PTGQUE5 0AE2 STEP11[7:0] STEP10[7:0]	PTGQUE3	0ADE				STEF	P7[7:0]							STEP6	5[7:0]				0000
	PTGQUE4	0AE0				STEF	P9[7:0]							STEP8	8[7:0]				0000
	PTGQUE5	0AE2				STEP	11[7:0]							STEP1	0[7:0]				0000
PTGQUE6 0AE4 STEP13[7:0] STEP12[7:0]	PTGQUE6	0AE4				STEP	13[7:0]							STEP1	2[7:0]				0000
PTGQUE7 0AE6 STEP15[7:0] STEP14[7:0]	PTGQUE7	0AE6				STEP	15[7:0]							STEP1	4[7:0]				0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: PWM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SY	NCSRC[2	2:0]		SEV	'TPS[3:0]		0000
PTCON2	0C02	_)]	0000
PTPER	0C04		PTPER[15:0]															00F8
SEVTCMP	0C06								SEVTCMP[1	5:0]								0000
MDC	0C0A								MDC[15:0)]								0000
CHOP	0C1A	CHPCLKEN	_	_	_	_	_					CHOPC	LK[9:0]					0000
PWMKEY	0C1E								PWMKEY[1	5:0]								0000

dsPIC33EDV64MC205

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: PWM GENERATOR 1 REGISTER MAP

						CLPOL CLMOD FLTSRC[4:0] FLTPOL FLTMOD[1:0] 0000 PDC1[15:0] FFF8 FFF8 FFF8 00000 0000 0000 <td< th=""></td<>													
Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	POLL PMOD[1:0] OVRENH OVRENL OVRDAT[1:0] FLTDAT[1:0] CLDAT[1:0] SWAP OSYNC .SRC[4:0] CLPOL CLMOD FLTSRC[4:0] FLTPOL FLTMOD[1:0] PDC1[15:0] DTR1[13:0] ALTDTR1[13:0]										0000				
0C22	PENH	PENL	POLH	POLL	PMO	D[1:0]	OVRENH	OVRENL	OVRDA	AT[1:0]	FLTD	AT[1:0]	CLD	AT[1:0]	SWAP	OSYNC	C000		
0C24	_			CLSRC[4:	0]		CLPOL	CLMOD		FI	LTSRC[4:0)]		FLTPOL	FLTM	DD[1:0]	0000		
0C26																	FFF8		
0C28				PHASE1[15:0] 0												0000			
0C2A	_	_														0000			
0C2C	_	_						1	ALTDTR1[1	3:0]							0000		
0C32								TRGCMP[1	5:0]								0000		
0C34		TRGD	IV[3:0]		_	-	-	_	_	_			TRG	STRT[5:0]			0000		
0C3A	PHR	PHF	PLR												0000				
0C3C	_	_	—												0000				
0C3E	_	_	—	_		BLANK	SEL[3:0]		_	_		CHOPS	SEL[3:0]		CHOPHEN	CHOPLEN	0000		
	0C20 0C22 0C24 0C26 0C28 0C2A 0C2C 0C32 0C34 0C3A	0C20 FLTSTAT 0C22 PENH 0C24 0C26 - 0C27 0C28 0C20 0C21 0C22 0C32 0C34 0C35 0C36 0C37	OC20 FLTSTAT CLSTAT 0C22 PENH PENL 0C24 0C26 0C27 0C28 0C20 0C21 0C22 0C32 0C34 PHR PHF 0C32	Image: organ system Image: organ system 0C20 FLTSTAT CLSTAT TRGSTAT 0C22 PENH PENL POLH 0C24 Image: organ system Image: organ system 0C26 Image: organ system Image: organ system Image: organ system 0C28 Image: organ system Image: orga system Image: orga system	Image: constraint of the state interval and t	Image: constraint of the state interval of	0 0 0 0 0 0 $FLTSTAT$ $CLSTAT$ $TRGSTAT$ $FLTIEN$ $CLIEN$ $TRGIEN$ 0 0 $POLH$ $POLL$ $PMO \cup [1:0]$ 0 0 $ CLSRC[4:0]$ PMO 0 0 $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ -$	Normal StateNormal State<	OC20FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCSOC22PENHPENLPOLHPOLLPMOD[1:0]OVRENHOVRENLOC24 $CLSTATCLSRC[4:0]CLPOLCLPOLCLMODOC26CLSRC[4:0]CLPOLCLPOLCLMODOC28OC20OC22OC32OC34PHRPHFPLRPLFFLTLEBENCLLEBENOC32$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	OC20FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCSDTC[1:0]DTCP0C22PENHPENLPOLHPOLLPMOD[1:0]OVRENHOVRENLOVRENLOVRAT[1:0]FLTD0C24CLSRC[4:0]CLPOLCLPOLCLMODFLTSRC[4:0]FLTD0C26CLSRC[4:0]CLPOLCLMODFLTSRC[4:0]0C28PDC1[15:0]DTCP1[13:0]0C20DTCP1[13:0]0C220C240C250C34PHRPHFPLRPLFFLTEBENCLLEBENBCH0C32BCHBCH0C33BCHBCH0C34BCH0C35EB[11:0]0C36EB[11:0]0C360C37<	$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c } \hline CLS red red red red red red red red red red$	$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	AAA <th< td=""><td>Add Add Add</td></th<>	Add Add		

TABLE 4-9: PWM GENERATOR 2 REGISTER MAP

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC	[1:0]	DTCP		MTBS	CAM	XPRES	IUE	0000
0C42	PENH	PENL	POLH	POLL	PMO	D[1:0]	OVRENH	OVRENL	OVRDA	AT[1:0]	FLTD	AT[1:0]	CLD	AT[1:0]	SWAP	OSYNC	C000
0C44	_		(CLSRC[4:0]		CLPOL	CLMOD		FL1	TSRC[4:0]		FLTPOL	FLTM	DD[1:0]	00F8
0C46								PDC2[15:0]									0000
0C48				PHASE2[15:0] 000											0000		
0C4A	_	_							DTR2[13:0]								0000
0C4C	_	_						AL	.TDTR2[13:	0]							0000
0C52							Т	RGCMP[15:0]								0000
0C54		TRGDI	V[3:0]		_	_	_	_	_	—			TR	GSTRT[5:0	D]		0000
0C5A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
0C5C	_	_	_	_						LEB[11:0)]						0000
0C5E	_	_	_	_		BLANK	(SEL[3:0]		_	_		CHOP	SEL[3:0]		CHOPHEN	CHOPLEN	0000
	0C40 0C42 0C44 0C46 0C48 0C4A 0C4A 0C52 0C52 0C54 0C5A	0C40 FLTSTAT 0C42 PENH 0C44 0C46 0C47 0C48 0C49 0C40 0C41 0C42 0 0C52 0C54 0C54 0C54 0C54 0C54	OC40 FLTSTAT CLSTAT 0C42 PENH PENL 0C44 0C48 0C44 0C48 0C40 0C41 0C42 0C43 0C44 0C54 0C54 PHR PHF 0C55	OC40 FLTSTAT CLSTAT TRGSTAT 0C42 PENH PENL POLH 0C44 POLH POLH 0C46 POLH POLH 0C48 POLH POLH 0C40 POLH POLH 0C48 POLH POLH 0C40 POLH POLH 0C40 POLH POLH 0C40 POLH POLH 0C41 POLH POLH 0C52 PHR PHF PLR 0C54 PHR PHF PLR 0C55	OC40 FLTSTAT CLSTAT TRGSTAT FLTIEN 0C42 PENH PENL POLH POLL 0C44 — — USENT USENT USENT 0C44 — — USENT USENT USENT USENT USENT 0C46 — — — USENT USENT <td< td=""><td>OC40 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN 0C42 PENH PENL POLH POLL PMOD 0C44 — — ELSRC[4:0] PMOD 0C46 — — ELSRC[4:0] PMOD 0C46 — — ELSRC[4:0] PMOD 0C47 — — — — 0C48 — — — — 0C44 — — — — — 0C48 — — — — — 0C40 — — — — — 0C42 — — — — — 0C44 — — — — — — 0C42 — — — — — — — 0C52 — — — — — — — 0C52 — —</td><td>OC40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIEN0C42PENHPENLPOLHPOLL$PMOD[1:0]$0C44$CLSRC[4:0]$$CLSRC[4:0]$0C46$CLSRC[4:0]$$CLSRC[4:0]$0C48$CLSRC[4:0]$$CLSRC[4:0]$0C44$CLSRC[4:0]$0C45$CLSRC[4:0]$0C460C470C540C54PHRPHFPLRPLFFLTLEBEN0C55</td><td>0$0$$0$$0$$0$$0$$0$$FLTSTAT$$CLSTAT$$TRGSTAT$$FLTIEN$$CLIEN$$TRGIEN$$ITB$$0$$PENH$$PENL$$POLH$$POLL$$PMOD[1:0]$$0VRENH$$0$$0$$$$CLSRC[4:0]$$$$CLPOL$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$$0$$$$$$$$$$$</td><td>-$-$0C40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCS0C42PENHPENLPOLHPOLLPMOD[1:0]OVRENHOVRENL0C44$-$CLPOLCLMOD0C46$-$0C48$-$0C44$-$0C44$-$0C44$-$0C44$-$0C44$-$0C44$-$0C45$-$0C54PHRPHFPLRPLFFLTLEBEN$-$0C55$-$</td><td>0$0$$0$$0$$0$$0$$0$$0$$0$$FLTSTAT$$CLSTAT$$TRGSTAT$$FLTIEN$$CLIEN$$TRGIEN$$ITB$$MDCS$$DTC$$0$$0$$POLH$$POLH$$POLL$$PMO - [1:0]$$0VRDH$$0VRDH$$0VRDH$$0$$0$$OVRDH$$POLH$$PMO - [1:0]$$0VRDH$$0VRDH$$0VRDH$$0$$OC44$$O$$CLSC[4:0]$$CLPOL$$CLPOL$$CLMOD$$0$$OC44$$PDC2[15:0]$$0$$OC44$$0$$0$$0$$0$$0$$0$$0$$0$$0$$0$$-$<</td><td>OC40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCSDTC[1:0]0C42PENHPENLPOLHPOLHPMOD[1:0]OVRENHOVRENLOVRENT[1:0]0C44CLSRC[4:0]CLPOLCLMODIFL0C46</td><td>$\begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td>A A A A A A A A A A A A A A A A A A A</td><td>OCA OCA OCA</td></td<>	OC40 FLTSTAT CLSTAT TRGSTAT FLTIEN CLIEN 0C42 PENH PENL POLH POLL PMOD 0C44 — — ELSRC[4:0] PMOD 0C46 — — ELSRC[4:0] PMOD 0C46 — — ELSRC[4:0] PMOD 0C47 — — — — 0C48 — — — — 0C44 — — — — — 0C48 — — — — — 0C40 — — — — — 0C42 — — — — — 0C44 — — — — — — 0C42 — — — — — — — 0C52 — — — — — — — 0C52 — —	OC40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIEN0C42PENHPENLPOLHPOLL $PMOD[1:0]$ 0C44 $CLSRC[4:0]$ $CLSRC[4:0]$ 0C46 $CLSRC[4:0]$ $CLSRC[4:0]$ 0C48 $CLSRC[4:0]$ $CLSRC[4:0]$ 0C44 $CLSRC[4:0]$ 0C45 $CLSRC[4:0]$ 0C460C470C540C54PHRPHFPLRPLFFLTLEBEN0C55	0 0 0 0 0 0 0 $FLTSTAT$ $CLSTAT$ $TRGSTAT$ $FLTIEN$ $CLIEN$ $TRGIEN$ ITB 0 $PENH$ $PENL$ $POLH$ $POLL$ $PMOD[1:0]$ $0VRENH$ 0 0 $$ $CLSRC[4:0]$ $$ $CLPOL$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$ 0 $$ $$ $$ $$ $$	- $ -$ 0C40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCS0C42PENHPENLPOLHPOLLPMOD[1:0]OVRENHOVRENL0C44 $ -$ CLPOLCLMOD0C46 $ -$ 0C48 $ -$ 0C44 $ -$ 0C45 $ -$ 0C54PHRPHFPLRPLFFLTLEBEN $ -$ 0C55 $ -$	0 0 0 0 0 0 0 0 0 $FLTSTAT$ $CLSTAT$ $TRGSTAT$ $FLTIEN$ $CLIEN$ $TRGIEN$ ITB $MDCS$ DTC 0 0 $POLH$ $POLH$ $POLL$ $PMO - [1:0]$ $0VRDH$ $0VRDH$ $0VRDH$ 0 0 $ OVRDH$ $POLH$ $PMO - [1:0]$ $0VRDH$ $0VRDH$ $0VRDH$ 0 $OC44$ $ O$ $ CLSC[4:0]$ $CLPOL$ $CLPOL$ $CLMOD$ 0 $OC44$ $ PDC2[15:0]$ $ 0$ $OC44$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ 0$ $ -$ <	OC40FLTSTATCLSTATTRGSTATFLTIENCLIENTRGIENITBMDCSDTC[1:0]0C42PENHPENLPOLHPOLHPMOD[1:0]OVRENHOVRENLOVRENT[1:0]0C44CLSRC[4:0]CLPOLCLMODIFL0C46	$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	A A A A A A A A A A A A A A A A A A A	OCA OCA

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: PWM GENERATOR 3 REGISTER MAP

		-																
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC	[1:0]	DTCP	_	MTBS	CAM	XPRES	IUE	0000
IOCON3	0C62	PENH	PENL	POLH	POLL	PMO	D[1:0]	OVRENH	OVRENL	OVRDA	AT[1:0]	FLTD	AT[1:0]	CLD	AT[1:0]	SWAP	OSYNC	C000
FCLCON3	0C64	_		(CLSRC[4:0)]		CLPOL	CLMOD		FLT	FSRC[4:0]		FLTPOL	FLTM	DD[1:0]	00F8
PDC3	0C66								PDC3[15:0]									0000
PHASE3	0C68				PHASE3[15:0] 00												0000	
DTR3	0C6A	_	_							DTR3[13:0]]							0000
ALTDTR3	0C6C	_	_						Al	TDTR3[13	:0]							0000
TRIG3	0C72							Т	RGCMP[15:0	D]								0000
TRGCON3	0C74		TRGD	IV[3:0]		_	_	_	_	_	—			TR	GSTRT[5:	0]		0000
LEBCON3	0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY3	0C7C	_	_	_	_						LEB[11:0)]						0000
AUXCON3	0C7E	_	_	_	_		BLANK	SEL[3:0]		_	—		CHOP	SEL[3:0]		CHOPHEN	CHOPLEN	0000

TABLE 4-11: QEI1 REGISTER MAP

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
01C0	QEIEN		QEISIDL		PIMOD[2:0]		IMV	[1:0]	—		INTDIV[2:0)]	CNTPOL	GATEN	CCM	1[1:0]	0000
01C2	QCAPEN	FLTREN		QFDIV[2:0]		OUTF	NC[1:0]	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
01C4			PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
01C6			•	•		•	•	POSCNT[15	:0]			•	•				0000
01C8								POSCNT[31:	16]								0000
01CA								POSHLD[15	:0]								0000
01CC								VELCNT[15	0]								0000
01CE								INTTMR[15:	0]								0000
01D0															0000		
01D2								INTHLD[15:	0]								0000
01D4								INTHLD[31:1	6]								0000
01D6								INDXCNT[15	:0]								0000
01D8								INDXCNT[31:	16]								0000
01DA								INDXHLD[15	:0]								0000
01DC								QEIGEC[15	0]								0000
01DC								QEIIC[15:0]								0000
01DE								QEIGEC[31:	16]								0000
01DE								QEIIC[31:10	6]								0000
01E0								QEILEC[15:	0]								0000
01E2								QEILEC[31:	16]								0000
	01C0 01C2 01C4 01C6 01C8 01CA 01CC 01DC 01DC 01D2 01D4 01D6 01DA 01DC 01DC 01DC 01DC 01DC 01DC 01DC	01C0 QEIEN 01C2 QCAPEN 01C4 01C6 01C7 01C8 01C9 01C0 01C1 01C2 01C2 01D2 01D2 01D4 01D5 01D6 01D7 01D8 01D4 01D5 01D6 01D7 01D8 01D6 01D7 01D8 01D9 01D10 01D10 01D10 01D10 0100 0100 <t< td=""><td>01C0 QEIEN — 01C2 QCAPEN FLTREN 01C4 — — 01C5 — — 01C6 — — 01C6 — — 01C6 — — 01C6 — — 01C7 — — 01C8 — — 01C6 — — 01C7 — — 01D8 — — 01D4 — — 01D5 — — 01D6 — — 01D7 — — 01D8 — — 01D2 — — 01D6 — — 01D7 — — 01D8 — — 01D6 — — 01D7 — — 0108 — — 0109 —</td><td>01C0 QEIEN — QEISIDL 01C2 QCAPEN FLTREN 01C4 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — — 01C8 — — — 01C0 — — — 01C1C — — — 01D2 — — — 01D4 — — — 01D5 — — — 01D6 — — — 01D6 — — — 01D7 — — — 01D8 — — — 01D6 — — — 01D6 — — — 01D6 — — — 01D6</td><td>0100 QEIEN — QEISIDL 01C2 QCAPEN FLTREN QEDIV[2:0] 01C4 — PCHEQIRQ PCHEQIRQ 01C6 — PCHEQIRQ PCHEQIRN 01C6 — — PCHEQIRQ PCHEQIRN 01C6 — — PCHEQIRQ PCHEQIRN 01C6 — — — — PCHEQIRQ PCHEQIRN 01C6 — — — — — — …</td><td>0100 QEIEN — QEISIDL PIMOD[2:0] 01C2 QCAPEN FLTREN QFDIV[2:0] 0102 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — — — — — — …</td><td>0100 QEIEN — QEISIDL PIMOD[2:0] OUTF 01C2 QCAPEN FLTREN QFDIV[2:0] OUTF 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C8 — — — — — — … 01C6 — — — — — …</td><td>0100 QEIEN — QEISIDL PIMOD[2:0] OUTFNC[1:0] 0122 QCAPEN FLTREN QFDIV[2:0] OUTFNC[1:0] OUTFNC[1:0] 0104 — — PCHEQIRQ PCHEQIRN PCLEQIRQ PCLEQIEN POSOVIRQ 0106 — — PCHEQIRQ PCHEQIRN PCLEQIRQ PCLEQIEN POSOVIRQ 0108 — — — — — — — — — — — — — …</td><td>01C0 QEIEN — QEISIDL PIMOD[2:0] IMV[1:0] 01C2 QCAPEN FLTREN QFDIV[2:0] OUTFNC[1:0] SWPAB 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ PCSOVIEN 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCSOVIEN POSOVIEN 01C6 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN 01C8 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN POSOVIEN 01C8 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN 01C8 — — POSOVIEN POSOVIEN POSOVIEN POSOVIEN 01D0 — — — — POSHLD[15 INTTMR[31: 01D4 — — — — INDXCNT[15 INDXCNT[15 01D6 — — — — _ QE</td><td>Off Off <thoff< th=""> <thoff< th=""> <thoff< th=""></thoff<></thoff<></thoff<></td><td>01C0QEIEN—QEISIDLPIMOD[2:0]IMV[1:0]—01C2QCAPENFLTRENQFDIV[2:0]OUTFVC[1:0]SWPABHOMPOLIDXPOL01C4——PCHEQIRQPCLEQIRQPCLEQIRQPOSOVIRQPOSOVIRQPOIRQPCIIRQ01C6——PCHEQIRQPCLEQIRQPCLEQIRQPOSOVIRQPOSOVIRIPCIIRQPCIIRQ01C6———POSOVIRIPOSOVIRIPOSOVIRIPCIIRQPCIIRQ01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01D2———POSOVIRIINTIMR[31:16]INTIMR[31:16]01D4————INDXCNT[31:16]INDXCNT[31:16]01D5—————QEIGEC[15:0]01D6—————QEIGEC[31:16]01D6————QEIGEC[31:16]_01D6————QEIGEC[31:16]_01D6————QEIGEC[31:16]_01D6———<t< td=""><td>Off Off <thoff< th=""> <thoff< th=""> <thoff< th=""></thoff<></thoff<></thoff<></td><td>neith neith <th< td=""><td>1000 10000 10000 10000</td><td>near near ne near near near <</td><td>Image: Constraint of the second of</td><td>Indic Indic Indic</td></th<></td></t<></td></t<>	01C0 QEIEN — 01C2 QCAPEN FLTREN 01C4 — — 01C5 — — 01C6 — — 01C6 — — 01C6 — — 01C6 — — 01C7 — — 01C8 — — 01C6 — — 01C7 — — 01D8 — — 01D4 — — 01D5 — — 01D6 — — 01D7 — — 01D8 — — 01D2 — — 01D6 — — 01D7 — — 01D8 — — 01D6 — — 01D7 — — 0108 — — 0109 —	01C0 QEIEN — QEISIDL 01C2 QCAPEN FLTREN 01C4 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — PCHEQIRQ 01C6 — — — 01C8 — — — 01C0 — — — 01C1C — — — 01D2 — — — 01D4 — — — 01D5 — — — 01D6 — — — 01D6 — — — 01D7 — — — 01D8 — — — 01D6 — — — 01D6 — — — 01D6 — — — 01D6	0100 QEIEN — QEISIDL 01C2 QCAPEN FLTREN QEDIV[2:0] 01C4 — PCHEQIRQ PCHEQIRQ 01C6 — PCHEQIRQ PCHEQIRN 01C6 — — PCHEQIRQ PCHEQIRN 01C6 — — PCHEQIRQ PCHEQIRN 01C6 — — — — PCHEQIRQ PCHEQIRN 01C6 — — — — — — …	0100 QEIEN — QEISIDL PIMOD[2:0] 01C2 QCAPEN FLTREN QFDIV[2:0] 0102 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ 01C6 — — — — — — — …	0100 QEIEN — QEISIDL PIMOD[2:0] OUTF 01C2 QCAPEN FLTREN QFDIV[2:0] OUTF 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C6 — — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ 01C8 — — — — — — … 01C6 — — — — — …	0100 QEIEN — QEISIDL PIMOD[2:0] OUTFNC[1:0] 0122 QCAPEN FLTREN QFDIV[2:0] OUTFNC[1:0] OUTFNC[1:0] 0104 — — PCHEQIRQ PCHEQIRN PCLEQIRQ PCLEQIEN POSOVIRQ 0106 — — PCHEQIRQ PCHEQIRN PCLEQIRQ PCLEQIEN POSOVIRQ 0108 — — — — — — — — — — — — — …	01C0 QEIEN — QEISIDL PIMOD[2:0] IMV[1:0] 01C2 QCAPEN FLTREN QFDIV[2:0] OUTFNC[1:0] SWPAB 01C4 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCLEQIRQ PCSOVIEN 01C6 — — PCHEQIRQ PCHEQIEN PCLEQIRQ PCSOVIEN POSOVIEN 01C6 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN 01C8 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN POSOVIEN 01C8 — — PCHEQIRQ PCLEQIRQ PCLEQIRQ PCLEQIRQ POSOVIEN 01C8 — — POSOVIEN POSOVIEN POSOVIEN POSOVIEN 01D0 — — — — POSHLD[15 INTTMR[31: 01D4 — — — — INDXCNT[15 INDXCNT[15 01D6 — — — — _ QE	Off Off <thoff< th=""> <thoff< th=""> <thoff< th=""></thoff<></thoff<></thoff<>	01C0QEIEN—QEISIDLPIMOD[2:0]IMV[1:0]—01C2QCAPENFLTRENQFDIV[2:0]OUTFVC[1:0]SWPABHOMPOLIDXPOL01C4——PCHEQIRQPCLEQIRQPCLEQIRQPOSOVIRQPOSOVIRQPOIRQPCIIRQ01C6——PCHEQIRQPCLEQIRQPCLEQIRQPOSOVIRQPOSOVIRIPCIIRQPCIIRQ01C6———POSOVIRIPOSOVIRIPOSOVIRIPCIIRQPCIIRQ01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01C6———POSOVIRIPOSOVIRIPOSOVIRIPOSOVIRI01D2———POSOVIRIINTIMR[31:16]INTIMR[31:16]01D4————INDXCNT[31:16]INDXCNT[31:16]01D5—————QEIGEC[15:0]01D6—————QEIGEC[31:16]01D6————QEIGEC[31:16]_01D6————QEIGEC[31:16]_01D6————QEIGEC[31:16]_01D6——— <t< td=""><td>Off Off <thoff< th=""> <thoff< th=""> <thoff< th=""></thoff<></thoff<></thoff<></td><td>neith neith <th< td=""><td>1000 10000 10000 10000</td><td>near near ne near near near <</td><td>Image: Constraint of the second of</td><td>Indic Indic Indic</td></th<></td></t<>	Off Off <thoff< th=""> <thoff< th=""> <thoff< th=""></thoff<></thoff<></thoff<>	neith neith <th< td=""><td>1000 10000 10000 10000</td><td>near near ne near near near <</td><td>Image: Constraint of the second of</td><td>Indic Indic Indic</td></th<>	1000 10000 10000 10000	near ne near near near <	Image: Constraint of the second of	Indic Indic

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: I2C1	AND I2C2 REGISTER MAP
------------------	-----------------------

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C1RCV	0200	—	_	—	_	—	_	—	—				I2C1 Recei	ve Register				0000		
I2C1TRN	0202	_	_	_	_		_	_	_				I2C1 Transi	nit Register				OOFF		
I2C1BRG	0204	_	_	_	_		_	_				I2C1 B	aud Rate G	enerator				0000		
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C1ADD	020A	_	_	_	_		_			I2C1 Address Register										
I2C1MSK	020C	_	_	_	_		_				120	C1 Client Mo	de Address	Mask				0000		
I2C2RCV	0210	_	—	_	—	_	_		—				I2C2 Recei	ve Register				0000		
I2C2TRN	0212	_	_	_	_		_	_	_				I2C2 Transi	nit Register				OOFF		
I2C2BRG	0214	_	_	_	_		—	_				12C2 B	aud Rate G	enerator				0000		
I2C2CON	0216	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C2STAT	0218	ACKSTAT	TRSTAT	_		_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C2ADD	021A	_	_	—	_	_	_			I2C2 Address Register										
I2C2MSK	021C	—	_	—	_	_	_			I2C2 Client Mode Address Mask										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: UART1 AND UART2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN	[1:0]	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	EL[1:0]	STSEL	0000		
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXI	SEL[1:0]	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U1TXREG	0224	—	—	_	—	—						UART ²	1 Transmit F	Register				XXXX		
U1RXREG	0226	—	—	_	—	—												0000		
U1BRG	0228							UART1 B	aud Rate (Generator	Prescaler							0000		
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD		UEN	[1:0]	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	EL[1:0]	STSEL	0000		
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXI	SEL[1:0]	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
U2TXREG	0234	—	—	_	—	—														
U2RXREG	0236	—	—	_	—	—			UART2 Receive Register											
U2BRG	0238							UART2 B	ART2 Baud Rate Generator Prescaler											

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: SPI1 AND SPI2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN		SPISIDL	—	_		SPIBEC[2:0]	SRMPT	SPIROV	SRXMPT		SISEL[2:0]		SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE[2:0]		PPRE	[1:0]	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	—	—	—	_	—	_	FRMDLY	SPIBEN	0000
SPI1BUF	0248							SPI1 Tra	nsmit and R	eceive Buff	fer Registe	r						0000
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_		SPIBEC[2:0]	SRMPT	SPIROV	SRXMPT		SISEL[2:0]		SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE[2:0]		PPRE	[1:0]	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	—	—	—	_	—	_	FRMDLY	SPIBEN	0000
SPI2BUF	0268													0000				

TABLE 4-15 :	ADC1 REGISTER MAP

IADLE 4	-15.	ADCI	REGIS															
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1 Data B	uffer 0								XXXX
ADC1BUF1	0302								ADC1 Data B	uffer 1								XXXX
ADC1BUF2	0304								ADC1 Data B	uffer 2								XXXX
ADC1BUF3	0306								ADC1 Data B	uffer 3								XXXX
ADC1BUF4	0308								ADC1 Data B	uffer 4								XXXX
ADC1BUF5	030A								ADC1 Data B	uffer 5								XXXX
ADC1BUF6	030C								ADC1 Data B	uffer 6								XXXX
ADC1BUF7	030E								ADC1 Data B	uffer 7								XXXX
ADC1BUF8	0310								ADC1 Data B	uffer 8								XXXX
ADC1BUF9	0312								ADC1 Data B	uffer 9								XXXX
ADC1BUFA	0314								ADC1 Data Bu	uffer 10								XXXX
ADC1BUFB	0316								ADC1 Data Bu	uffer 11								XXXX
ADC1BUFC	0318								ADC1 Data Bu	uffer 12								XXXX
ADC1BUFD	031A								ADC1 Data Bu	uffer 13								XXXX
ADC1BUFE	031C								ADC1 Data Bu	uffer 14								XXXX
ADC1BUFF	031E								ADC1 Data Bu	uffer 15								XXXX
AD1CON1	0320	ADON		ADSIDL	ADDMABM	_	AD12B	FOF	RM[1:0]		SSRC[2:0]		SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG[2:0]		_	_	CSCNA	CHF	PS[1:0]	BUFS			SMPI[4:0]			BUFM	ALTS	0000
AD1CON3	0324	ADRC		_			SAMC[4:0]						ADCS	S[7:0]				0000
AD1CHS123	0326			_	_	_	CH123	NB[1:0]	CH123SB	_	_	_	_	_	CH1231	VA[1:0]	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_			CH0SB[4:0]		CH0NA	—	_		C	CH0SA[4:0]]		0000
AD1CSSH	032E	CSS[3	31:30]		_	—		CSS[26:24]	—	—		—	_		_	_	0000
AD1CSSL	0330								CSS[15:0	0]								0000
AD1CON4	0332	_	_	—	—		—	_	ADDMAEN	—	—	—	—		[DMABL[2:	0]	0000
1																		

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: CRC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON1	0640	CRCEN		CSIDL		١	/WORD[4:0)]		CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	_	_	-	0000
CRCCON2	0642	_	_	_														0000
CRCXORL	0644															0000		
CRCXORH	0646															0000		
CRCDATL	0648								CRC Data	Input Low V	Vord							0000
CRCDATH	064A								CRC Data	Input High \	Nord							0000
CRCWDATL	064C								CRC Re	sult Low Wo	ord							0000
CRCWDATH	064E								CRC Res	sult High Wo	ord							0000

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the programmable CRC module.

TABLE 4-17: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680		_			RP35	R[5:0]			_	_			RP20	R[5:0]			0000
RPOR1	0682	_	—			RP37	R[5:0]			_	—			RP36	R[5:0]			0000
RPOR2	0684	_	—			RP39	R[5:0]			_	_			RP38	R[5:0]			0000
RPOR3	0686	_	_			RP41	R[5:0]			_	_			RP40	R[5:0]			0000
RPOR4	0688	_	_			Rese	erved			_	_			Rese	erved			0000
RPOR5	068A	_	_			Rese	erved			_	_			RP54	R[5:0]			0000
RPOR6	068C	_	_			Rese	erved			_	_			Rese	erved			0000
RPOR7	068E	_	_			Rese	erved			_	_	_	_	_	_	_	_	0000
RPOR8	0690	_	_			Rese	erved				_				_		_	0000
RPOR9	0692	—	_	-	_	_	_	_	_	_	_			RP120	DR[5:0]			0000

IABLE	4-18:	PER	IPHER/		SELECT	INPUT	REGISTE											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				INT1R[6:0]]			_	_	_	_	_	_	_	_	0000
RPINR1	06A2	_	_	_	_	_	—	_	_	_				INT2R[6:0	0]			0000
RPINR3	06A6	_	_	_	_	_	_	_	_	_				T2CKR[6:	0]			0000
RPINR7	06AE	_				IC2R[6:0]				_				IC1R[6:0]			0000
RPINR8	06B0	_				IC4R[6:0]				_				IC3R[6:0]			0000
RPINR11	06B6	_												0000				
RPINR12	06B8	_				FLT2R[6:0]]			_				FLT1R[6:	0]			0000
RPINR14	06BC	_				QEB1R[6:0)]			_				QEA1R[6:	0]			0000
RPINR15	06BE	_				HOME1R[6:	0]			_				INDX1R[6	:0]			0000
RPINR18	06C4	_	_	—	_	_	—	_	_	_				U1RXR[6:	0]			0000
RPINR19	06C6	_	_	_	_	_	_	_	_	_				U2RXR[6:	0]			0000
RPINR22	06CC	_				SCK2R[6:0]			_				SDI2R[6:	0]			0000
RPINR23	06CE	_	_	_	_	_	—	_	_	_				SS2R[6:0)]			0000
RPINR37	06EA	Ι				SYNCI1R[6:	0]			_	_	_	_	_	_	_	_	0000
RPINR38	06EC	_			[DTCMP1R[6	:0]			_	—		_	_	_		_	0000
RPINR39	06EE	_			[DTCMP3R[6	:0]			_				DTCMP2R[6:0]			0000

TABLE 4-18: PERIPHERAL PIN SELECT INPUT REGISTER MAP

DS70005292F-page 52

TABLE 4-19: NVM REGISTER MAP

	File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
Ī	NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	-	-	—	_	_	-	_		NVM		0000	
	NVMADRL	072A								NVMA	DR[15:0]							0000	
	NVMADRH	072C	_	_	_	_	_	_	_	_				NVMAD	R[23:16]			0000	
	NVMKEY	072E		_	_	—	_			_				NVMK	EY[7:0]			0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: SYSTEM CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	VREGSF	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742			COSC[2:0]				NOSC[2:0]		CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI		DOZE[2:0]		DOZEN		FRCDIV[2:0]	PLLPOS	ST[1:0]	_			PLLPRE[4	4:0]		3040
PLLFBD	0746		_	_	_		_	_				PLLD	0IV[8:0]					0030
OSCTUN	0748	_		_	—		—	TUN[5:0]						0000				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

TABLE 4-21: REFERENCE CLOCK REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFOCON	074E	ROON	_	ROSSLP	ROSEL		ROD	0IV[3:0]		_	_	_	—	_	_	_	_	0000

TABLE 4-22: PMD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	AD1MD	0000
PMD2	0762			_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764			_	_		CMPMD	_	_	CRCMD	_	_	_	_		I2C2MD	_	0000
PMD4	0766			_	_		_	_	_	_	_	_	_	REFOMD	CTMUMD		_	0000
PMD6	076A			_	_		PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_			_	0000
													DMA0MD					
PMD7	076C												DMA1MD	PTGMD				
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PIGMD	_	_	_	0000
													DMA3MD					

TABLE 4-23: OP AMP/COMPARATOR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
CMSTAT	0A80	PSIDL	—	—	—	C4EVT	C3EVT	C2EVT	C1EVT	—	—	_	—	C4OUT	C3OUT	C2OUT	C10UT	0000
CVRCON	0A82	_	CVR2OE	_	_	_	VREFSEL	_	_	CVREN	CVR10E	CVRR	CVRSS		CVR[3:0]		0000
CM1CON	0A84	CON	COE	CPOL	—	_	OPMODE	CEVT	COUT	EVPO	L[1:0]	_	CREF	_	_	r	r	0000
CM1MSKSRC	0A86	_	_	_	—		SELSR	CC[3:0]			SELSRO	B[3:0]			SELSRC	A[3:0]		0000
CM1MSKCON	0A88	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A	_	_	_	—	_	—	_	_	—	(CFSEL[2:0]]	CFLTREN		CFDIV[2:0]]	0000
CM2CON	0A8C	CON	COE	CPOL	—	_	OPMODE	CEVT	COUT	EVPO	L[1:0]	_	CREF	-	_	r	r	0000
CM2MSKSRC	0A8E	_	_	_	_		SELSR	CC[3:0]			SELSRO	B[3:0]	•		SELSRC	A[3:0]		0000
CM2MSKCON	0A90	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	_	_	_	—	_	_	_	_	—	(CFSEL[2:0]]	CFLTREN		CFDIV[2:0]]	0000
CM3CON	0A94	CON	COE	CPOL	—	_	OPMODE	CEVT	COUT	EVPO	L[1:0]	_	CREF	_	_	r	r	0000
CM3MSKSRC	0A96	_	_	_	_		SELSR	CC[3:0]			SELSRO	B[3:0]	•		SELSRC	A[3:0]		0000
CM3MSKCON	0A98	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	0A9A	_	_	_	—	—	_	_	_	_	0	CFSEL[2:0]]	CFLTREN		CFDIV[2:0]]	0000
CM4CON	0A9C	CON	COE	CPOL		_	_	CEVT	COUT	EVPO	L[1:0]	_	CREF	-	_	r	r	0000
CM4MSKSRC	0A9E	_	_	_	_		SELSR	CC[3:0]			SELSRO	B[3:0]	•		SELSRC	A[3:0]		0000
CM4MSKCON	0AA0	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM4FLTR	0AA2	_	_	_	—	_	_			_	0	CFSEL[2:0]		CFLTREN		CFDIV[2:0]	0000

Legend: — = unimplemented, read as '0'; r = reserved. Reset values are shown in hexadecimal.

TABLE 4-24: CTMU REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN	_	CTMUSIDL	r	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	_	_	_	_	_		—	_	0000
CTMUCON2	033C	EDG1MOD	EDG1POL		EDG1	SEL[3:0]		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2S	EL[3:0]		_	-	0000
CTMUICON	033E			ITRIM[5	5:0]			IRNG	6[1:0]	_	_	_	_			-	-	0000

TABLE 4-25: DMAC REGISTER MAP

IABLE 4	-23.	DIVIAC	ILCI0101															
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	_	AMO	DE[1:0]	—	_	MOD	E[1:0]	0000
DMA0REQ	0B02	FORCE	_	_	_	_	_	_	_				IRQSE	L[7:0]				OOFF
DMA0STAL	0B04								STA[1	5:0]								0000
DMA0STAH	0B06	_	_	_	_	_	_	_	_				STA[2	3:16]				0000
DMA0STBL	0B08								STB[1	5:0]								0000
DMA0STBH	0B0A	_	_	_	_	_	_	_	_				STB[2	23:16]				0000
DMA0PAD	0B0C								PAD[1	5:0]								0000
DMA0CNT	0B0E	_	_							CNT[1	13:0]							0000
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	_		_	_	_	AMO	DE[1:0]		_	MOD	E[1:0]	0000
DMA1REQ	0B12	FORCE	_	_	_	_	_	_	_				IRQSE	L[7:0]				OOFF
DMA1STAL	0B14								STA[1	5:0]								0000
DMA1STAH	0B16	_	_	_	_	_	_	_	_				STA[2	3:16]				0000
DMA1STBL	0B18								STB[1	5:0]								0000
DMA1STBH	0B1A	_	_	—	_	_	_	_	_				STB[2	23:16]				0000
DMA1PAD	0B1C								PAD[1	5:0]								0000
DMA1CNT	0B1E	_	_							CNT[1	13:0]							0000
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	_	_	AMO	DE[1:0]		_	MOD	E[1:0]	0000
DMA2REQ	0B22	FORCE	_	_	_	_	_	_	—				IRQSE	L[7:0]				OOFF
DMA2STAL	0B24								STA[1	5:0]								0000
DMA2STAH	0B26	_	_	—	_	_	_	_	_				STA[2	3:16]				0000
DMA2STBL	0B28								STB[1	5:0]								0000
DMA2STBH	0B2A	_	_	—	_	_	_	_	_				STB[2	23:16]				0000
DMA2PAD	0B2C					•			PAD[1	5:0]								0000
DMA2CNT	0B2E	_	_							CNT[1	13:0]							0000
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	_	_	AMO	DE[1:0]		_	MOD	E[1:0]	0000
DMA3REQ	0B32	FORCE	_	_	_	_	_	_	—				IRQSE	L[7:0]				OOFF
DMA3STAL	0B34								STA[1	5:0]								0000
DMA3STAH	0B36	_	_	—	_	_	—	—	_				STA[2	3:16]				0000
DMA3STBL	0B38								STB[1	5:0]								0000
DMA3STBH	0B3A	_	_	_	_	_	_	_	_				STB[2	23:16]				0000
DMA3PAD	0B3C								PAD[1	5:0]			· · ·					0000
DMA3CNT	0B3E	_	_							CNT[1	13:0]							0000
DMAPWC	0BF0	_	_	_	_	_	_	_	_	_	_	_	_		PWCC	DL[3:0]		0000
DMARQC	0BF2	_	_	_		_	_		_		_		_		RQCC			0000
DMAPPS	0BF4	_	_	_		_	_				_		_		PPST			0000
DMALCA	0BF6	_	_	_	_	_	_	_	_	_	_	_	_		LSTC	H[3:0]		000F
DSADRL	0BF8								DSADR[[15:0]								0000
DSADRH	0BFA	_	_	_	_	_	_			-			DSADR	[23:16]				0000
legend: —			L (a) D															I

dsPIC33EDV64MC205

TABLE 4-26: PORTA REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12 ⁽¹⁾	Bit 11 ⁽¹⁾	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	_	_	_			TRISA[12:7]			—	_	TRISA4			TRIS	A[1:0]	1F93
PORTA	0E02	_	_	-			RA[12	::7]			—		RA4	—	_	RA[1:0]	0000
LATA	0E04	_	_	-			LATA[1	2:7]			—		LATA4	—	_	LA1T	A[1:0]	0000
ODCA	0E06	_	_	-			ODCA[1	12:7]			—		ODCA4	—	_	ODC	A[1:0]	0000
CNENA	0E08	_	_	-			CNIEA[12:7]			—		CNIEA4	—	_	CNIE	A[1:0]	0000
CNPUA	0E0A	_	_	-			CNPUA[12:7]			—		CNPUA4	—	_	CNPU	IA[1:0]	0000
CNPDA	0E0C		_	_			CNPDA[12:7]			_	_	CNPDA4	_	_	CNPD	A[1:0]	0000
ANSELA	0E0E	_	_	-	ANSA[12:11]	_	-	_	_	_	-	ANSA4	_	_	ANS	A[1:0]	1813

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RA11 and RA12 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.

TABLE 4-27: PORTB REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB[15:)]								FFFF
PORTB	0E12								RB[15:0]									XXXX
LATB	0E14								LATB[15:0]								XXXX
ODCB	0E16								ODCB[15:0)]								0000
CNENB	0E18								CNIEB[15:	0]								0000
CNPUB	0E1A								CNPUB[15	0]								0000
CNPDB	0E1C								CNPDB[15	0]								0000
ANSELB	0E1E		_	_	_	_		-	ANSB8	_	_				ANSE	[3:0]		010F

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PORTC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13 ⁽¹⁾	Bit 12	Bit 11 ⁽¹⁾	Bit 10 ⁽¹⁾	Bit 9 ⁽¹⁾	Bit 8 ⁽¹⁾	Bit 7 ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	TRISC15	_							TRISC[1	3:0]							BFFF
PORTC	0E22	RC15	—		RISC[13:0] RC[13:0]													
LATC	0E24	LATC15	—							LATC[13	3:0]							XXXX
ODCC	0E26	ODCC15	—							ODCC[1	3:0]							0000
CNENC	0E28	CNIEC15	—							CNIEC[1	3:0]							0000
CNPUC	0E2A	CNPUC15	—							CNPUC[13:0]							0000
CNPDC	0E2C	CNPDC15	—							CNPDC[13:0]							0000
ANSELC	0E2E		—		_	ANSC11			_	—			—	_		ANSC[2:0]		0807

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RC7, RC8, RC9, RC10, RC11 and RC13 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.

TABLE 4-29: PORTD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8 ⁽¹⁾	Bit 7	Bit 6 ⁽¹⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30	_	—	_	_				TRISD8	—	TRIS	D[6:5]	—	—	—	_		0160
PORTD	0E32		_	_	_	_	_	_	RD8	_	RD	[6:5]	_	_	_	_	_	XXXX
LATD	0E34		_	_	_	_	_	_	LATD8	_	LATE	D[6:5]	_	_	_	_	_	XXXX
ODCD	0E36		_	_	_	_	_	_	ODCD8	_	ODC	D[6:5]	_	_	_	_	_	0000
CNEND	0E38		_	_	_	_	_	_	CNIED8	_	CNIE	D[6:5]	_	_	_	_	_	0000
CNPUD	0E3A		_	_	_	_	_	_	CNPUD8	_	CNPL	ID[6:5]	_	_	_	_	_	0000
CNPDD	0E3C		_	_	_	_	_	_	CNPDD8	_	CNPD	D[6:5]	_	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RD5, RD6 and RD8 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.

TABLE 4-30: PORTE REGISTER MAP

File Name	Addr.	Bit 15 ⁽¹⁾	Bit 14 ⁽¹⁾	Bit 13 ⁽¹⁾	Bit 12 ⁽¹⁾	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40		TRISE	[15:12]		_	_				_							F000
PORTE	0E42		RE[1	5:12]		—	—			—	—			_				XXXX
LATE	0E44		LATE[15:12]		—	—			—	—			_				XXXX
ODCE	0E46		ODCE	[15:12]		—	—			—	—			_				0000
CNENE	0E48		CNIEE	[15:12]		—	—			—	—			_				0000
CNPUE	0E4A		CNPUE	[15:12]		_	_	_	_	_	_	_	_	_	_	_	_	0000
CNPDE	0E4C		CNPDE	[15:12]		_	_	_	_	_	_	_	_	_	_	_	_	0000
ANSELE	0E4E		ANSE	[15:12]		—	_		_	_	_	_	_	_	_	-	_	F000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RE12, RE13, RE14 and RE15 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.

TABLE 4-31: PORTF REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 ⁽¹⁾	Bit 0 ⁽¹⁾	All Resets
TRISF	0E50	_	—		—			_		—	_				—	TRIS	=[1:0]	0003
PORTF	0E52	_	_	_	_	_	_	_	_	_	_	_	_	_	_	RF[1:0]	XXXX
LATF	0E54	_	_	_	_	_	_	_	_	_	_	_	_	_	_	LATF	[1:0]	XXXX
ODCF	0E56	—	_		_					—	_				_	ODC	=[1:0]	0000
CNENF	0E58	—	_		_					—					_	CNIE	F[1:0]	0000
CNPUF	0E5A	_	_		_			_		—	_				_	CNPU	F[1:0]	0000
CNPDF	0E5C	_	-		_					_					_	CNPD	F[1:0]	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RF0 and RF1 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.

TABLE 4-32: PORTG REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 ⁽¹⁾	Bit 8	Bit 7 ⁽¹⁾	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60	_	—	_	_	—		TRISG[9:6]		—	_			_		03C0		
PORTG	0E62		-		Ι	_	_	– RG[9:6]		_	_	_	_	_	_	XXXX		
LATG	0E64	_	_	_	_	_		— LATG[9:6]		—	_	_		_		XXXX		
ODCG	0E66	_	—	_	_	_			ODC	G[9:6]		—	_					0000
CNENG	0E68	_	—	_	_	_		CNIEG[9:6]		—	_					0000		
CNPUG	0E6A	_	_	_	_	_		CNPUG[9:6]		—	_	_	_	_		0000		
CNPDG	0E6C	_	_	_	_	—			CNP	DG9		_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RG7 and RG9 are not available I/Os on this device and should be configured as digital outputs, driven low, to ensure minimum noise and current consumption.


4.4.1 PAGED MEMORY SCHEME

The dsPIC33EDV64MC205 device architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS)

address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.


Construction of the EDS address is shown in Figure 4-4. When DSRPAG[9] = 0 and the base address bit, EA[15] = 1, the DSRPAG[8:0] bits are concatenated onto EA[14:0] to form the 24-bit EDS read address. Similarly, when the base address bit, EA[15] = 1, the DSWPAG[8:0] bits are concatenated onto EA[14:0] to form the 24-bit EDS write address.

FIGURE 4-4: EXTENDED DATA SPACE (EDS) READ ADDRESS GENERATION



dsPIC33EDV64MC205

FIGURE 4-5: EXTENDED DATA SPACE (EDS) WRITE ADDRESS GENERATION



The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Example 4-6.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.




FIGURE 4-6: PAGED DATA MEMORY SPACE

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA[15] is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA[15] bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA[15] bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-33 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA[15] bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

		SV SI ACE DOUN						
0/11			Before			After		
0/U, R/W	Operation	DSxPAG	DS EA[15]	Page Description	DSxPAG	DS EA[15]	Page Description	
O, Read		DSRPAG = 0x1FF	1	EDS: Last page	DSRPAG = 0x1FF	0	See Note 1	
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page	
O, Read	or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1	
O, Write		DSWPAG = 0x1FF	1	EDS: Last page	DSWPAG = 0x1FF	0	See Note 1	
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1	
U, Read	[Wn] or	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1	
U, Read	[Wn]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page	

TABLE 4-33:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and
PSV SPACE BOUNDARIES^(2,3,4)

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudolinear Addressing is not supported for large offsets.

4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA[15] = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.


- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - **2:** Clearing the DSxPAG in software has no effect.

FIGURE 4-7: EDS MEMORY MAP

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit, EA[15] = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-7.

For more information on the PSV page access using Data Space Page registers, refer to **Section 5.0 "Program Space Visibility from Data Space"** in the **"dsPIC33/PIC24 Program Memory"** (DS70000613) of the *"dsPIC33/PIC24 Family Reference Manual"*.



4.4.3 DATA MEMORY ARBITRATION AND BUS INITIATOR PRIORITY

EDS accesses from bus initiators in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA and the ICD module. In the event of coincidental access to a bus by the bus initiators, the arbiter determines which bus initiator access has the highest priority. The other bus initiators are suspended and processed after the access of the bus by the bus initiator with the highest priority.

By default, the CPU is Bus Initiator 0 (M0) with the highest priority and the ICD is Bus Initiator 4 (M4) with the lowest priority. The remaining bus initiator (DMA Controller) is allocated to M3 (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA Controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Initiator Priority Control (MSTRPR) register. All bus initiators with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest, with M2 in between). Also, all the bus initiators with priorities

FIGURE 4-8: ARBITER ARCHITECTURE


below that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus initiators with different MSTRPR values are tabulated in Table 4-34.

This bus initiator priority control allows the user application to manipulate the real-time response of the system, either statically during initialization or dynamically in response to real-time events.

TABLE 4-34 :	DATA MEMORY BUS
	ARBITER PRIORITY

Drievity	MSTRPR[15:0] Bit Setting ⁽¹⁾							
Priority	0x0000	0x0020						
M0 (highest)	CPU	DMA						
M1	Reserved	CPU						
M2	Reserved	Reserved						
M3	DMA	Reserved						
M4 (lowest)	ICD	ICD						

Note 1: All other values of MSTRPR[15:0] are reserved.



4.4.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	To protect against misaligned stack
	accesses, W15[0] is fixed to '0' by the hardware.


W15 is initialized to 0x1000 during all Resets. This address permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The SSP always points to the first available free word and fills the software stack working from lower toward higher addresses. Figure 4-9 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC[15:0] are pushed onto the first available stack word, then PC[22:16] are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-9. During exception processing, the MSB of the PC is concatenated with the lower eight bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment.

FIGURE 4-9: CALL STACK FRAME



4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where, Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
 - Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through Register Indirect tables.

The Two-Source Operand Prefetch registers must be members of the set: {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

4.6 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

Note: Modulo Addressing has address alignment restrictions for the buffer start or end address. Refer to "Data Memory" (www.microchip.com/DS70595) for more information.

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified, and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word-sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON, contains enable flags as well as a W register field to specify the W Address registers. The XWM[3:0] and YWM[3:0] bit fields select the registers that operate with Modulo Addressing:

- If XWM[3:0] = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM[3:0] = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON[3:0] (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM[3:0] bits are set to any value other than '1111' and the XMODEN bit is set (MODCON[15]).

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON[7:4]. Modulo Addressing is enabled for Y Data Space when YWM[3:0] is set to any value other than '1111' and the YMODEN bit is set at MODCON[14].

Byte MOV #0x1100, W0 Address MOV W0, XMODSRT ;set modulo start address MOV #0x1163, W0 0x1100 W0, MODEND MOV ;set modulo end address MOV #0x8001, W0 W0, MODCON ;enable W1, X AGU for modulo MOV MOV #0x0000, W0 ;W0 holds buffer fill value MOV #0x1110, W1 ;point W1 to buffer 0x1163 DO AGAIN, #0x31 ;fill the 50 buffer locations MOV WO, [W1++] ;fill the next location AGAIN: INC WO, WO ; increment the fill value Start Addr = 0x1100 End Addr = 0x1163 Length = 50 words

FIGURE 4-10: MODULO ADDRESSING OPERATION EXAMPLE

4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^{N}$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XBREV[14:0] is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is always
	clear). The XBREVx value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XBREVx) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data are a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing can be enabled simultaneously
	using the same W register, but Bit-
	Reversed Addressing operation will always
	take precedence for data writes when
	enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV[15]) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

dsPIC33EDV64MC205






TABLE 4-36: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ad	Idress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.8 Interfacing Program and Data Memory Spaces

The dsPIC33EDV64MC205 device architecture uses a 24-bit wide Program Space and a 16-bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use these data successfully, they must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EDV64MC205 device provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address								
Access Type	Space	[23] [22:16]		[15] [14:1]		[0]				
Instruction Access	User	0			0					
(Code Execution)		0xx xxxx xxxx xxxx xxxx								
TBLRD/TBLWT	User	TE	BLPAG[7:0]	Data EA[15:0]						
(Byte/Word Read/Write)		0	XXX XXXX	XXXX XXXX XXXX XXXX						
	Configuration	TE	BLPAG[7:0]	Data EA[15:0]						
		1	XXX XXXX	XXXX XXXX XXXX XXXX						

FIGURE 4-12: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

DATA ACCESS FROM PROGRAM 4.8.1 MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the Program Space location (P[15:0]) to a data address (D[15:0])
 - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P[23:16]) to a data address. The 'phantom' byte (D[15:8]) is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D[7:0] of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG[7] = 0, the table page is located in the user memory space. When TBLPAG[7] = 1, the page is located in configuration space.




FIGURE 4-13: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (www.microchip.com/DS70000609) in the "dsPIC33/PIC24 Family Reference Manual".
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows for the dsPIC33EDV64MC205 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data, a single program memory word, and erase program memory in blocks or 'pages' of 1024 instructions (3072 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits[7:0] of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits[15:0] of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits[23:16] of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory and to program two instruction words at a time. For the page size of the device, refer to Table 1.

For more information on erasing and programming Flash memory, refer to **"Flash Programming"** (DS70000609) in the *"dsPIC33/PIC24 Family Reference Manual"*.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to Parameters D137a and D137b (Page Erase Time), and D138a and D138b (Word Write Cycle Time) in Table 30-14 in Section 30.0 "Electrical Characteristics".

Setting the WR bit (NVMCON[15]) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x00000A, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Refer to **Flash Programming**" (DS70000609) in the "*dsPIC33/PIC24 Family Reference Manual*" for details and codes examples on programming using RTSP.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

5.4.1 KEY RESOURCES

- "Flash Programming" (DS70000609) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

5.5 Control Registers

Four SFRs are used to erase and write the program Flash memory: NVMCON, NVMKEY, NVMADRH and NVMADRL.

The NVMCON register (Register 5-1) enables and initiates Flash memory erase and write operations.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRH and NVMADRL. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word for programming operations or the selected page for erase operations.

The NVMADRH register is used to hold the upper eight bits of the EA, while the NVMADRL register is used to hold the lower 16 bits of the EA.

R/W-0⁽¹⁾ R/W-0⁽¹⁾ R/SO-0⁽⁶⁾ R/W-0 U-0 U-0 U-0 U-0 WR WREN WRERR NVMSIDL⁽²⁾ bit 15 bit 8 R/W-0(1) R/W-0(1) R/W-0⁽¹⁾ U-0 U-0 U-0 U-0 R/W-0⁽¹⁾ NVMOP[3:0](3,4) bit 7 bit 0 Legend: SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown WR: Write Control bit⁽¹⁾ bit 15 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive WREN: Write Enable bit⁽¹⁾ bit 14 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit⁽¹⁾ 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-4 Unimplemented: Read as '0' NVMOP[3:0]: NVM Operation Select bits^(1,3,4) bit 3-0 1111 = Reserved 1110 = Reserved 1101 = Reserved 1100 = Reserved 1011 = Reserved 1010 = Reserved 0011 = Memory page erase operation 0010 = Reserved 0001 = Memory double-word program operation⁽⁵⁾ 0000 = Reserved **Note 1:** These bits can only be reset on a POR. 2: If this bit is set, there will be minimal power savings (IIDLE) and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational. 3: All other combinations of NVMOP[3:0] are unimplemented. 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress. Two adjacent words on a 4-word boundary are programmed during execution of this operation.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

5: Two adjacent words on a 4-word boundary are pr6: This bit can only be reset on a POR or a BOR.

REGISTER 5-2: NVMADRH: NONVOLATILE MEMORY ADDRESS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_	_	—	—	—	—	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
NVMADR[23:16]								
bit 7 bit 0								
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown			

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADR[23:16]:** Nonvolatile Memory Write Address High bits Selects the upper eight bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-3: NVMADRL: NONVOLATILE MEMORY ADDRESS REGISTER LOW

-							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR[15:8]			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVM	ADR[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 NVMADR[15:0]: Nonvolatile Memory Write Address Low bits

Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
NVMKEY[7:0]								
bit 7							bit 0	
r								
Legend:								
R = Readable	bit	W = Writable	bit	it U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY[7:0]: Nonvolatile Memory Key Register (write-only) bits

6.0 RESETS

- **Note 1:** This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (www.microchip.com/DS70602) in the "dsPIC33/PIC24 Family Reference" Manual".
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- · CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON[1:0]) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device Power-Saving states. The function of these bits is discussed in other sections of this manual.

The status bits in the RCON register Note: should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC[2:0] bits in the FOSCSEL Configuration register. The value of the FNOSC[2:0] bits is loaded into NOSC[2:0] (OSCCON[10:8]) on Reset, which in turn, initializes the system clock.

FIGURE 6-1: **RESET SYSTEM BLOCK DIAGRAM** RESET Instruction Glitch Filter MCLR WDT Module Sleep or Idle BOR Internal SYSRST Regulator POR VDD Rise Detect Trap Conflict Illegal Opcode Uninitialized W Register Security Reset **Configuration Mismatch**

6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR		_	VREGSF	_	СМ	VREGS	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR	
bit 7	SWK	SWDTEIN	WDTO	JLEEF	IDLE	BOR	bit 0	
Legend:								
R = Readable	e bit	W = Writable	oit	U = Unimpler	mented bit, reac	l as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	TRAPR: Tran	Reset Flag bit						
	-	onflict Reset has						
		onflict Reset ha		d				
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized V	W Access Res	et Flag bit			
	1 = An illega	l opcode detec	ction, an illeg	gal address m	ode or Uninitial	ized W registe	er used as an	
		Pointer caused		egister Reset h	nas not occurred	4		
bit 13-12	-	ted: Read as '		-9		-		
bit 11	-			by During Slee	n hit			
	VREGSF: Flash Voltage Regulator Standby During Sleep bit 1 = Flash voltage regulator is active during Sleep							
		tage regulator	-	ndby mode dui	ring Sleep			
bit 10	-	ted: Read as '						
bit 9	•	ation Mismatch	•					
	•	ration Mismatc ration Mismatc						
bit 8	VREGS: Volta	age Regulator S	Standby Durir	ng Sleep bit				
		egulator is activ egulator goes i			eep			
bit 7		al Reset (MCL						
	1 = A Master	Clear (pin) Res Clear (pin) Res	et has occurr					
hit C								
bit 6		re RESET (Instr instruction has						
	-	instruction has						
bit 5		oftware Enable/						
bito	1 = WDT is e			DT BR				
	0 = WDT is di							
bit 4	WDTO: Watc	hdog Timer Tim	ie-out Flag bi	t				
		e-out has occur e-out has not oc						
	of the Reset sta		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does not	
	use a device Re		(a.) (

RCON: RESET CONTROL REGISTER⁽¹⁾ **REGISTER 6-1:**

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the

SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 3 SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode bit 2 IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred bit 0 POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (www.microchip.com/ DS70000600) in the "dsPIC33/PIC24 Family Reference Manual".
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU.

The interrupt controller has the following features:

- Up to Eight Processor Exceptions and Software Traps
- Eight User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with a Unique Vector for Each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Fixed Interrupt Entry and Return Latencies

7.1 Interrupt Vector Table

The dsPIC33EDV64MC205 device Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EDV64MC205 device resets it registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.




TABLE /-1: INTERRUPT VECTOR DETAILS	TABLE 7-1 :	INTERRUPT VECTOR DETAILS
-------------------------------------	--------------------	--------------------------

Intervent Course	Vector	IRQ		Interrupt Bit Location		
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
INT0 – External Interrupt 0	8	0	0x000014	IFS0[0]	IEC0[0]	IPC0[2:0]
IC1 – Input Capture 1	9	1	0x000016	IFS0[1]	IEC0[1]	IPC0[6:4]
OC1 – Output Compare 1	10	2	0x000018	IFS0[2]	IEC0[2]	IPC0[10:8]
T1 – Timer1	11	3	0x00001A	IFS0[3]	IEC0[3]	IPC0[14:12]
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0[4]	IEC0[4]	IPC1[2:0]
IC2 – Input Capture 2	13	5	0x00001E	IFS0[5]	IEC0[5]	IPC1[6:4]
OC2 – Output Compare 2	14	6	0x000020	IFS0[6]	IEC0[6]	IPC1[10:8]
T2 – Timer2	15	7	0x000022	IFS0[7]	IEC0[7]	IPC1[14:12]
T3 – Timer3	16	8	0x000024	IFS0[8]	IEC0[8]	IPC2[2:0]
SPI1E – SPI1 Error	17	9	0x000026	IFS0[9]	IEC0[9]	IPC2[6:4]
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0[10]	IEC0[10]	IPC2[10:8]
U1RX – UART1 Receiver	19	11	0x00002A	IFS0[11]	IEC0[11]	IPC2[14:12]
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0[12]	IEC0[12]	IPC3[2:0]
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0[13]	IEC0[13]	IPC3[6:4]
DMA1 – DMA Channel 1	22	14	0x000030	IFS0[14]	IEC0[14]	IPC3[10:8]
Reserved	23	15	0x000032	_		_
SI2C1 – I2C1 Secondary Event	24	16	0x000034	IFS1[0]	IEC1[0]	IPC4[2:0]
MI2C1 – I2C1 Main Event	25	17	0x000036	IFS1[1]	IEC1[1]	IPC4[6:4]
CM – Comparator Combined Event	26	18	0x000038	IFS1[2]	IEC1[2]	IPC4[10:8]
CN – Input Change Interrupt	27	19	0x00003A	IFS1[3]	IEC1[3]	IPC4[14:12]
INT1 – External Interrupt 1	28	20	0x00003C	IFS1[4]	IEC1[4]	IPC5[2:0]
Reserved	29-31	21-23	0x00003E-0x000042	_	_	_
DMA2 – DMA Channel 2	32	24	0x000044	IFS1[8]	IEC1[8]	IPC6[2:0]
OC3 – Output Compare 3	33	25	0x000046	IFS1[9]	IEC1[9]	IPC6[6:4]
OC4 – Output Compare 4	34	26	0x000048	IFS1[10]	IEC1[10]	IPC6[10:8]
T4 – Timer4	35	27	0x00004A	IFS1[11]	IEC1[11]	IPC6[14:12]
T5 – Timer5	36	28	0x00004C	IFS1[12]	IEC1[12]	IPC7[2:0]
INT2 – External Interrupt 2	37	29	0x00004E	IFS1[13]	IEC1[13]	IPC7[6:4]
U2RX – UART2 Receiver	38	30	0x000050	IFS1[14]	IEC1[14]	IPC7[10:8]
U2TX – UART2 Transmitter	39	31	0x000052	IFS1[15]	IEC1[15]	IPC7[14:12]
SPI2E – SPI2 Error	40	32	0x000054	IFS2[0]	IEC2[0]	IPC8[2:0]
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2[1]	IEC2[1]	IPC8[6:4]
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2[4]	IEC2[4]	IPC9[2:0]
IC3 – Input Capture 3	45	37	0x00005E	IFS2[5]	IEC2[5]	IPC9[6:4]
IC4 – Input Capture 4	46	38	0x000060	IFS2[6]	IEC2[6]	IPC9[10:8]
Reserved	47-56	39-48	0x000062-0x000074	_	_	_
SI2C2 – I2C2 Secondary Event	57	49	0x000076	IFS3[1]	IEC3[1]	IPC12[6:4]
MI2C2 – I2C2 Main Event	58	50	0x000078	IFS3[2]	IEC3[2]	IPC12[10:8]
Reserved	59-64	51-56	0x00007A-0x000084	_	_	_
PWMSpEventMatch – PWM Special Event Match	65	57	0x000086	IFS3[9]	IEC3[9]	IPC14[6:4]

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

	Vector IRQ		Inte	Interrupt Bit Location		
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
QEI1 – QEI1 Position Counter Compare	66	58	0x000088	IFS3[10]	IEC3[10]	IPC14[10:8]
Reserved	67-72	59-64	0x00008A-0x000094	_	_	—
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4[1]	IEC4[1]	IPC16[6:4]
U2E – UART2 Error Interrupt	74	66	0x000098	IFS4[2]	IEC4[2]	IPC16[10:8]
CRC – CRC Generator Interrupt	75	67	0x00009A	IFS4[3]	IEC4[3]	IPC16[14:12]
Reserved	76-77	68-69	0x00009C-0x00009E	_	—	—
Reserved	78	70	0x000A0	_	_	—
Reserved	79-84	71-76	0x0000A2-0x0000AC	-	—	—
CTMU – CTMU Interrupt	85	77	0x0000AE	IFS4[13]	IEC4[13]	IPC19[6:4]
Reserved	86-101	78-93	0x0000B0-0x0000CE	-	—	—
PWM1 – PWM Generator 1	102	94	0x0000D0	IFS5[14]	IEC5[14]	IPC23[10:8]
PWM2 – PWM Generator 2	103	95	0x0000D2	IFS5[15]	IEC5[15]	IPC23[14:12]
PWM3 – PWM Generator 3	104	96	0x0000D4	IFS6[0]	IEC6[0]	IPC24[2:0]
Reserved	105-149	97-141	0x0001D6-0x00012E	-	—	—
ICD – ICD Application	150	142	0x000142	IFS8[14]	IEC8[14]	IPC35[10:8]
Reserved	151	143	0x000130	-	—	—
Reserved	152	144	0x000134	_	—	—
PTGSTEP – PTG Step	153	145	0x000136	IFS9[1]	IEC9[1]	IPC36[6:4]
PTGWDT – PTG Watchdog Timer Time-out	154	146	0x000138	IFS9[2]	IEC9[2]	IPC36[10:8]
PTG0 – PTG Interrupt 0	155	147	0x00013A	IFS9[3]	IEC9[3]	IPC36[14:12]
PTG1 – PTG Interrupt 1	156	148	0x00013C	IFS9[4]	IEC9[4]	IPC37[2:0]
PTG2 – PTG Interrupt 2	157	149	0x00013E	IFS9[5]	IEC9[5]	IPC37[6:4]
PTG3 – PTG Interrupt 3	158	150	0x000140	IFS9[6]	IEC9[6]	IPC37[10:8]
Reserved	159-245	151-245	0x000142-0x0001FE	—	—	—
	Lowe	st Natural	Order Priority			

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter							
	this URL in your browser:							
	http://www.microchip.com/wwwproducts/							
	Devices.aspx?dDocName=en555464							

7.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

7.4 Interrupt Control and Status Registers

The dsPIC33EDV64MC205 device implements the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the Global Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA and DO stack overflow status trap sources.

The INTCON4 register contains the Software Generated Hard Trap status bit (SGHT).

7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM[7:0]) and Interrupt Priority Level bits (ILR[3:0]) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0[0], the INT0IE bit in IEC0[0] and the INT0IP bits in the first position of IPC0 (IPC0[2:0]).

7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers, refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL[2:0] bits (SR[7:5]). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with IPL[2:0], also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL[2:0] ⁽²⁾		RA	N	OV	Z	С
bit 7					•	•	bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	IPL[2:0]: CPU Interrupt Priority Level Status bits ^(2,3)	
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled	
	110 = CPU Interrupt Priority Level is 6 (14)	
	101 = CPU Interrupt Priority Level is 5 (13)	
	100 = CPU Interrupt Priority Level is 4 (12)	
	011 = CPU Interrupt Priority Level is 3 (11)	
	010 = CPU Interrupt Priority Level is 2 (10)	
	001 = CPU Interrupt Priority Level is 1 (9)	
	000 = CPU Interrupt Priority Level is 0 (8)	
	For complete register details, and Desigter 2.1	

- For complete register details, see Register 3-1.
 The IPL[2:0] bits are concatenated with the IPL[3] bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL[3] = 1. User interrupts are disabled when
 - IPL[3] = 1. In the value in parentheses indicates the IPL, if IPL[3] = 1. User interrupts are disabled when IPL[3] = 1.
 - **3:** The IPL[2:0] Status bits are read-only when the NSTDIS bit (INTCON1[15]) = 1.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0

REGISTER 7-2: CORCON	: CORE CONTROL REGISTER ⁽¹⁾
----------------------	--

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 VAR: Variable Exception Processing Latency Control bit

1 = Variable exception processing is enabled

0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
D /M/0	DAMA	D 444 0	D /// 0	DAA/ 0	DAALO	DAA / 0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR bit 7	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	 bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value at F	POR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unki	nown
bit 15		errupt Nesting					
		nesting is disa nesting is ena					
bit 14	-	•	overflow Trap F	lag bit			
	1 = Trap was	s caused by ov	erflow of Accur y overflow of A	mulator A			
bit 13	•		, Overflow Trap F				
	1 = Trap was	s caused by ov	erflow of Accur	mulator B			
bit 12	-		y overflow of A Catastrophic (Countration в Dverflow Trap Fl	ag hit		
			•	flow of Accumul	•		
				overflow of Accu			
bit 11	COVBERR:	Accumulator E	Catastrophic	Overflow Trap F	lag bit		
				flow of Accumul overflow of Accu			
bit 10	OVATE: Acc	umulator A Ov	erflow Trap Ena	able bit			
	1 = Trap ove 0 = Trap is d	rflow of Accum isabled	ulator A				
bit 9	-		erflow Trap En	able bit			
		rflow of Accum	•				
bit 8	COVTE: Cat	astrophic Ove	rflow Trap Enat	ole bit			
	1 = Trap on o 0 = Trap is d		verflow of Accu	mulator A or B is	s enabled		
bit 7	SFTACERR:	Shift Accumu	lator Error Stat	us bit			
		•	•	alid accumulator invalid accumul			
bit 6	DIV0ERR: D	ivide-by-Zero	Error Status bit				
		•	used by a divid t caused by a d	•			
bit 5		DMAC Trap F	-				
	1 = DMAC tr	ap has occurre ap has not occ	ed				
bit 4		Math Error Sta					
'		or trap has occ					

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred

bit 0 Unimplemented: Read as '0'

GIE bit 15 U-0 — bit 7	U-0 —	SWTRAP	— U-0	_	—	_	— bit 8		
U-0 —	U-0	U-0	11-0				bit 8		
_	U-0	U-0	11-0						
_	U-0	U-0	11-0						
 bit 7	_		0-0	U-0	R/W-0	R/W-0	R/W-0		
bit 7		—	—	—	INT2EP	INT1EP	INT0EP		
							bit C		
Legend:	1.11		.,			(0)			
R = Readable		W = Writable k	Dit	-	mented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	IOWN		
		- t t T t t	L.14						
bit 15	GIE: Global Interrupt Enable bit 1 = Interrupts and associated IE bits are enabled								
		and associated							
bit 14	-	struction Statu	-						
	1 = DISI ins	truction is active	e						
	0 = DISI ins	truction is not a	ctive						
bit 13	SWTRAP: Se	oftware Trap Sta	atus bit						
	1 = Software trap is enabled								
		trap is disabled							
bit 12-3	•	ited: Read as '							
bit 2		ernal Interrupt 2	•	Polarity Selec	t bit				
	1 = Interrupt on negative edge 0 = Interrupt on positive edge								
bit 1		ernal Interrupt 1		Polarity Selec	t bit				
510 1		on negative edg	•						
		on positive edg							
bit 0	INT0EP: Exte	ernal Interrupt 0	Edge Detect	Polarity Selec	t bit				
	1 = Interrupt	on negative edg	ge	-					
	0 = Interrupt	on positive edg	е						

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	—	DAE	DOOVR	—	—	—	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown
bit 15-6	Unimplemen	Unimplemented: Read as '0'					
bit 5	DAE: DMA Address Error Soft Trap Status bit						
	 1 = DMA address error soft trap has occurred 0 = DMA address error soft trap has not occurred 						
bit 4	DOOVR: DO	DOOVR: DO Stack Overflow Soft Trap Status bit					

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

	BOOM. De Black Overnow Bolt Thap Blattis Bit
	1 = DO stack overflow soft trap has occurred
	0 = DO stack overflow soft trap has not occurred
bit 3-0	Unimplemented: Read as '0'

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	—	—	—	—	—	SGHT
bit 7			•				bit 0
bit 7							k

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-1	Unimplemented: Read as '0'
bit 0	SGHT: Software Generated Hard Trap Status bit
	1 = Software generated hard trap has occurred
	0 = Software generated hard trap has not occurred

£

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
_		—	_		IL	R[3:0]				
bit 15							bit 8			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
R-0	K-0	K-0		R-0 IUM[7:0]	R-0	R-0	R-0			
bit 7			VLON				bit (
Legend:										
R = Readab		W = Writable		U = Unimplen						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-12	Unimplemen	ited: Read as '	۰,							
bit 11-8	-			al hite						
DIL 11-0	ILR[3:0]: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15									
	•	interrupt i nont	y Levenis 15							
	•									
	•									
		Interrupt Priorit Interrupt Priorit								
bit 7-0		-	-	a Interrunt hits						
	VECNUM[7:0]: Vector Number of Pending Interrupt bits 11111111 = 255, Reserved; do not use									
	•	200, 1 (000) 100,								
	•									
	•									
	00001001 = 9, IC1 – Input Capture 1									
	00001000 = 8, INT0 – External Interrupt 0 00000111 = 7, Reserved; do not use									
	00000111 = 7, Reserved, do not use 00000110 = 6, Generic soft error trap									
	00000101 = 5, DMAC error trap									
		4, Math error tr								
		3, Stack error to 2, Generic hard								
	00000001 =	1, Address erro	or trap							

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Direct Memory Access (DMA)" (www.microchip.com/DS70348) in the "dsPIC33/PIC24 Family Reference Manual".
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The DMA Controller (DMAC) transfers data between Peripheral Data registers and Data Space SRAM

In addition, DMA can access the entire data memory space. The data memory bus arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU Stalls.

The DMA Controller supports four independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA Controller include:

- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- · Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.




FIGURE 8-1: DMA CONTROLLER MODULE

In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receives a request to transfer data, a simple fixed priority scheme based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which, it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA Controller provides these functional capabilities:


- Four DMA Channels
- Register Indirect with Post-Increment Addressing mode
- Register Indirect without Post-Increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU Interrupt after Half or Full Block
 Transfer Complete
- Byte or Word Transfers
- Fixed Priority Channel Arbitration
- Manual (software) or Automatic (peripheral DMA requests) Transfer Initiation
- One-Shot or Auto-Repeat Block Transfer modes
- Ping-Pong mode (automatic switch between two SRAM start addresses after each block transfer is complete)
- DMA Request for Each Channel can be Selected from any Supported Interrupt Source
- Debug Support Features

The peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL[7:0] Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)
INT0 – External Interrupt 0	00000000	—	_
IC1 – Input Capture 1	0000001	0x0144 (IC1BUF)	—
IC2 – Input Capture 2	00000101	0x014C (IC2BUF)	—
IC3 – Input Capture 3	00100101	0x0154 (IC3BUF)	—
IC4 – Input Capture 4	00100110	0x015C (IC4BUF)	—
OC1 – Output Compare 1	0000010	_	0x0906 (OC1R) 0x0904 (OC1RS)
OC2 – Output Compare 2	00000110	_	0x0910 (OC2R) 0x090E (OC2RS)
OC3 – Output Compare 3	00011001	_	0x091A (OC3R) 0x0918 (OC3RS)
OC4 – Output Compare 4	00011010	_	0x0924 (OC4R) 0x0922 (OC4RS)
TMR2 – Timer2	00000111	_	_
TMR3 – Timer3	00001000	—	—
TMR4 – Timer4	00011011	—	—
TMR5 – Timer5	00011100	—	—
SPI1 Transfer Done	00001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
SPI2 Transfer Done	00100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
UART1RX – UART1 Receiver	00001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	00001100	—	0x0224 (U1TXREG)
UART2RX – UART2 Receiver	00011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	00011111	—	0x0234 (U2TXREG)
ADC1 – ADC1 Convert Done	00001101	0x0300 (ADC1BUF0)	_

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS



8.1 DMA Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

8.1.1 KEY RESOURCES

- "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.2 DMAC Registers

Each DMAC Channel x (where x = 0 through 3) contains the following registers:

- 16-Bit DMA Channel Control register (DMAxCON)
- 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- 32-Bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-Bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-Bit DMA Peripheral Address register (DMAxPAD)
- 14-Bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
CHEN	SIZE	DIR	HALF	NULLW	_	_	—	
bit 15								
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
_		AMODE1	AMODE0	-	_	MODE1	MODE0	
bit 7			I				bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown	
bit 15	CHEN: DMA	Channel Enabl	e bit					
	1 = Channel i							
	0 = Channel i							
bit 14	-	ata Transfer Si	ze bit					
	1 = Byte							
bit 13	0 = Word		hit (agurag/d	actination hus a	valaat)			
DIL 13			•	estination bus s eripheral addre	•			
				s to RAM addre				
bit 12		Block Transfer						
			•	a have been m	oved			
				have been mov				
bit 11	NULLW: Null	Data Periphera	al Write Mode	Select bit				
			eral in additio	n to RAM write	(DIR bit must	also be clear)		
	0 = Normal o							
bit 10-6	-	ted: Read as '						
bit 5-4			Addressing N	Node Select bit	5			
	11 = Reserve	ed ral Indirect Add	rossing modo					
		r Indirect witho						
		r Indirect with F						
bit 3-2	Unimplemen	ted: Read as '	0'					
bit 1-0	MODE[1:0]:	DMA Channel	Operating Mod	de Select bits				
	11 = One-Sh	ot, Ping-Pong r	nodes are ena	abled (one bloc	k transfer fron	n/to each DMA b	ouffer)	
		ous, Ping-Pong						
		ot, Ping-Pong r ous, Ping-Pong						
		ous, ring-rong	g modes are d	ISANICU				

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

REGISTER 0	-2. DIVIAXI	REQ. DIVIA CI		IRQ SELECT	REGISTER				
R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
FORCE ⁽¹⁾		—	_	_	—	—	_		
bit 15	·					-	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
=			IRQS	EL[7:0]					
bit 7							bit		
Legend:		S = Settable b	it						
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		e DMA Transfe							
		single DMA tra							
		c DMA transfer	-	JMA request					
bit 14-8	-	ted: Read as '0							
bit 7-0	IRQSEL[7:0]: DMA Peripheral IRQ Number Select bits 01000110 = Reserved								
		Reserved IC4 – Input Cap	turo 1						
		IC4 – Input Cap IC3 – Input Cap							
	00100101 =		Jule 5						
		SPI2 Transfer D	Done						
		UART2TX – UA		itter					
	00011110 =	UART2RX – UA	ART2 Receiv	er					
		TMR5 – Timer5							
		TMR4 – Timer4							
		OC4 – Output C							
		OC3 – Output C ADC1 – ADC1 (
		UART1TX – UA							
		UART1RX – UA							
		SPI1 – Transfer		-					
		TMR3 – Timer3							
		TMR2 – Timer2							
		OC2 – Output C							
		IC2 – Input Cap							
		OC1 – Output C							
		IC1 – Input Cap INT0 – External							
	000000000		i interrupt 0						

Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).

REGISTER 8-3: DMAxSTAH: DMA CHANNEL x START ADDRESS REGISTER A (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA[2	23:16]			
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STA[23:16]: Primary Start Address bits (source or destination)

REGISTER 8-4: DMAxSTAL: DMA CHANNEL x START ADDRESS REGISTER A (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ST	4[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown		
L							

bit 15-0 STA[15:0]: Primary Start Address bits (source or destination)

REGISTER 8-5: DMAxSTBH: DMA CHANNEL x START ADDRESS REGISTER B (HIGH)

11.0	11.0	11.0	11.0	11.0	11.0	11.0	11.0
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	_	—	_	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

10/00-0	10/00-0	10/00-0	10/00-0	10/00-0	10/00-0	10/00-0	10/00-0
			STB[2	23:16]			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **STB[23:16]:** Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAxSTBL: DMA CHANNEL x START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STI	B[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'		d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit		x = Bit is unkr	nown	

bit 15-0 **STB[15:0]:** Secondary Start Address bits (source or destination)

REGISTER 8-7: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAC)[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAI	D[7:0]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	cleared x = Bit is unknown		

bit 15-0 **PAD[15:0]:** Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-8: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_		CNT[13:8] ⁽²⁾						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			CNT	[7:0] ⁽²⁾					
bit 7							bit 0		
									
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 CNT[13:0]: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: The number of DMA transfers = CNT[13:0] + 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		_	—	—		—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSADF	R[23:16]			
bit 7							bit 0
Legend:							

REGISTER 8-9: DSADRH: DMA MOST RECENT RAM HIGH ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR[23:16]: Most Recent DMA Address Accessed by DMA bits

REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

R-0
bit 8
R-0
bit 0
۱

bit 15-0 DSADR[15:0]: Most Recent DMA Address Accessed by DMA bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
	—	_	—	—	—	—	—					
bit 15							bit 8					
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0					
	—		—	PWCOL3	PWCOL2	PWCOL1	PWCOL0					
bit 7							bit 0					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
-n = Value a	-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown							
bit 15-4	-	ted: Read as '										
bit 3		WCOL3: DMA Channel 3 Peripheral Write Collision Flag bit										
	 1 = Write collision is detected 0 = No write collision is detected 											
	• • • • • • • • • • • • • • • • • • • •											
bit 2		PWCOL2: DMA Channel 2 Peripheral Write Collision Flag bit										
	 1 = Write collision is detected 0 = No write collision is detected 											
bit 1	• • • • • • • • • • • • • • • • • • • •			to Collision Ela	a hit							
		PWCOL1: DMA Channel 1 Peripheral Write Collision Flag bit 1 = Write collision is detected										
		0 = No write collision is detected										
bit 0	PWCOLO: DI	MA Channel 0 I	Peripheral Wri	te Collision Fla	ag bit							
		lision is detecte	•		-							
	0 = No write	collision is dete	ected									

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER

			-							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	—	—	—	_			
bit 15				·			bit 8			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
	—	—	—	RQCOL3	RQCOL2	RQCOL1	RQCOL0			
bit 7							bit (
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, rea						ad as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknow			nown			
bit 15-4	Unimpleme	nted: Read as	'0'							
bit 3	RQCOL3: D	RQCOL3: DMA Channel 3 Transfer Request Collision Flag bit								
	1 = User force and interrupt-based request collision is detected									
		0 = No request collision is detected								
bit 2		RQCOL2: DMA Channel 2 Transfer Request Collision Flag bit								
		1 = User force and interrupt-based request collision is detected								
	0 = No requ	est collision is o	detected							
bit 1	RQCOL1: D	RQCOL1: DMA Channel 1 Transfer Request Collision Flag bit								
		 1 = User force and interrupt-based request collision is detected 0 = No request collision is detected 								
bit 0	•	MA Channel 0		est Collision Fl	lag bit					
~~~~~	-		1		0					
	1 = User force and interrupt-based request collision is detected									

0 = No request collision is detected

### REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—		—				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
—	—	—	—		LSTCI	H[3:0]					
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-4	Unimplemen	ted: Read as '	0'								
bit 3-0	LSTCH[3:0]:	Last DMAC Ch	nannel Active	Status bits							
	1111 <b>= No DI</b>	MA transfer has	s occurred sin	ce system Res	set						
	1110 <b>= Rese</b>	rved									
	•										
	•										
	•										
		0100 = Reserved									
		0011 = Last data transfer was handled by Channel 3 0010 = Last data transfer was handled by Channel 2									
			-								
		lata transfer wa	•								
	0000 = Last data transfer was handled by Channel 0										

### REGISTER 8-14: DMAPPS: DMA PING-PONG STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
	—	—	—	PPST3	PPST2	PPST1	PPST0			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unk	nown			
bit 15-4	Unimplemen	ted: Read as '	0'							
bit 3	PPST3: DMA	Channel 3 Pin	g-Pong Mode	Status Flag bi	t					
	1 = DMASTE	3 register is se	elected							
	0 = DMASTA	3 register is se	elected							
bit 2	PPST2: DMA	PPST2: DMA Channel 2 Ping-Pong Mode Status Flag bit								
	1 = DMASTE	32 register is se	elected	-						
		2 register is se								

bit 1 **PPST1:** DMA Channel 1 Ping-Pong Mode Status Flag bit 1 = DMASTB1 register is selected

0 = DMASTA1 register is selected

bit 0 PPST0: DMA Channel 0 Ping-Pong Mode Status Flag bit

- 1 = DMASTB0 register is selected
  - 0 = DMASTA0 register is selected

NOTES:

### 9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (www.microchip.com/DS70580) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device oscillator system provides:

- On-Chip Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources
- On-the-Fly Clock Switching between Various Clock Sources
- Doze mode for System Power Savings
- Fail-Safe Clock Monitor (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown
- Configuration bits for Clock Source Selection

A simplified diagram of the oscillator system is shown in Figure 9-1.

### FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM



2: The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

### 9.1 CPU Clocking System

The dsPIC33EDV64MC205 device provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.


### EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO). In Clock modes, S1 and S3, when the PLL output is selected, FOSC = FPLLO.

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FVCO).



### EQUATION 9-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{PLLDIV[8:0] + 2}{(PLLPRE[4:0] + 2) \times 2(PLLPOST[1:0] + 1)}\right)$$

Where:

N1 = PLLPRE[4:0] + 2 N2 = 2 x (PLLPOST[1:0] + 1) M = PLLDIV[8:0] + 2

### EQUATION 9-3: Fvco CALCULATION

$$FVCO = FIN \times \left(\frac{M}{N!}\right) = FIN \times \left(\frac{PLLDIV[8:0] + 2}{(PLLPRE[4:0] + 2)}\right)$$

FIGURE 9-2: PLL BLOCK DIAGRAM

Oscillator Mode	Oscillator Source	POSCMD[1:0]	FNOSC[2:0]	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	0 0	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	0 0	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

# TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default Oscillator mode for an unprogrammed (erased) device.

# 9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

# 9.2.1 KEY RESOURCES

- "Oscillator" (DS70580) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

#### 9.3 **Oscillator Control Registers**

#### U-0 R-0 R-0 R-0 U-0 R/W-y R/W-y NOSC2⁽²⁾ NOSC1⁽²⁾ NOSCO⁽²⁾ _____ COSC2 COSC1 COSC0 ____ bit 15 R/W-0 R/W-0 R/W-0 R-0 U-0 U-0 U-0 CF⁽³⁾ CLKLOCK IOLOCK LOCK ____ ____ ___ OSWEN bit 7 Legend: y = Value set from Configuration bits on POR R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

#### OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ **REGISTER 9-1:**

-n = Value	-n = Value at POR (1' = Bit is set (0' = Bit is cleared		'0' = Bit is cleared	x = Bit is unknown
bit 15	Unimple	mented: Read as '0'		
bit 14-12	COSC[2:	0]: Current Oscillator Sel	ection bits (read-only)	
		st RC Oscillator (FRC) wi	•	
		st RC Oscillator (FRC) wi w-Power RC Oscillator (L	•	
	101 - 100 = Re	•		
			EC) with PLL (XTPLL, HSPLL, E	CPLL)
		imary Oscillator (XT, HS, st RC Oscillator (FRC) wi	EC) ith Divide-by-N and PLL (FRCPL	
		st RC Oscillator (FRC)		_,
bit 11	Unimple	mented: Read as '0'		
bit 10-8		0]: New Oscillator Select		
		st RC Oscillator (FRC) wi		
		st RC Oscillator (FRC) wi w-Power RC Oscillator (L	•	
	100 <b>= Re</b>	eserved		
		imary Oscillator (XT, HS, imary Oscillator (XT, HS,	EC) with PLL (XTPLL, HSPLL, E	CPLL)
			ith Divide-by-N and PLL (FRCPL	L)
		st RC Oscillator (FRC)		,
bit 7		K: Clock Lock Enable bit		
		CKSM0 = 1), then clock a configurations may be mo		l; if (FCKSM0 = 0), then clock and
			not locked, configurations may b	e modified
bit 6	IOLOCK	: I/O Lock Enable bit		
		ock is active		
bit 5		ock is not active /LL Lock Status bit (read-o		
DIL J			· PLL start-up timer is satisfied	
			ck, start-up timer is in progress o	r PLL is disabled
Note 1:			sequence. Refer to " <b>Oscillator</b> ' lable from the Microchip website)	
2:	Direct clock s	witches between any Prim	nary Oscillator mode with PLL an	d FRCPLL mode are not
	•		s in either direction. In these insta urce between the two PLL modes	ances, the application must switch
3:	This bit should	l only be cleared in softwa	are. Setting the bit in software (=	1) will have the same effect as an
	actual oscillate	or failure and trigger an o	scillator failure trap.	

R/W-y

R/W-0

bit 8

bit 0

# **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
  - 1 = FSCM has detected a clock failure
  - 0 = FSCM has not detected a clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Requests oscillator switch to selection specified by the NOSC[2:0] bits
  - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **"Oscillator"** (DS70580) in the *"dsPIC33/ PIC24 Family Reference Manual"* (available from the Microchip website) for details.
  - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
  - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0				
bit 15		•	•				bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0				
bit 7	·					•	bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	ROI: Recover	on Interrupt b	it								
	1 = Interrupts	s will clear the	DOZEN bit								
	0 = Interrupts	s have no effec	t on the DOZE	EN bit							
bit 14-12	DOZE[2:0]: P	Processor Clock	k Reduction S	elect bits ⁽¹⁾							
	111 = Fcy div										
	110 = Fcy divided by 64 101 = Fcy divided by 32										
	101 - FCY div 100 = FCY div										
		vided by 8 (defa	ault)								
	010 = Fcy divided by 4										
	001 = Fcy div										
	000 = Fcy div	-									
bit 11		e Mode Enable									
		)] field specifies r clock and per			heral clocks and	d the processo	r clocks				
bit 10-8		-	-								
DIL 10-8	111 = FRC di	: Internal Fast I	RC Oscillator	Posiscaler bils							
	111 = FRC di 110 = FRC di	•									
	101 <b>= FRC di</b>										
	100 = FRC divided by 16										
	011 = FRC divided by 8										
	010 = FRC divided by 4 001 = FRC divided by 2										
		vided by 2 vided by 1 (de	fault)								
bit 7-6		<b>,</b> ,	,	Select bits (als	o denoted as 'N	12' PLL postsc	aler)				
	11 = Output d		alpat Billaol			, i EE pooloo					
	10 = Reserve										
		livided by 4 (de	efault)								
	00 = Output d	-									
bit 5	Unimplemen	ted: Read as '	0'								
	e DOZE[2:0] bit: ZE[2:0] are igno		vritten to wher	n the DOZEN b	it is clear. If DC	ZEN = 1, any	writes to				
<b>2:</b> Thi	s bit is cleared v	when the ROI I	oit is set and a	an interrupt occ	urs.						
<b>3:</b> The	e DOZEN bit ca	nnot be set if D	OZE[2:0] = 00	0. If DOZEI2:0	<b>)] =</b> 000, any at	tempt bv user s	oftware to set				

#### REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

**3:** The DOZEN bit cannot be set if DOZE[2:0] = 000. If DOZE[2:0] = 000, any attempt by user software to set the DOZEN bit is ignored.

#### REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- 00000 = Input divided by 2 (default)
- **Note 1:** The DOZE[2:0] bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE[2:0] are ignored.
  - **2:** This bit is cleared when the ROI bit is set and an interrupt occurs.
  - **3:** The DOZEN bit cannot be set if DOZE[2:0] = 000. If DOZE[2:0] = 000, any attempt by user software to set the DOZEN bit is ignored.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	—	—		—	—	_	PLLDIV8			
bit 15							bit 8			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
			PLLC	0IV[7:0]						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, reac	l as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimplemer	nted: Read as '	)'							
bit 8-0	PLLDIV[8:0]	PLLDIV[8:0]: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)								
	111111111	= 513								
	•									
	•									
	•	• 000110000 <b>= 50 (default)</b>								
	000110000	= 50 (delault)								
	•									
	•									
	000000010 = 4									
	000000010:	= 4								
	000000010: 000000001:									

#### REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

#### REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

-							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—				
bit 15							bit 8
							=
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			TU	N[5:0]		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
							,
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	TUN[5:0]: FR	C Oscillator Tu	ining bits				
		aximum frequer Inter frequency			77 MHz)		
	000000 = Ce	enter frequency enter frequency enter frequency	(7.37 MHz nd	minal)			
		nter frequency nimum frequen	•	,	MHz)		

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ROON		ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾				
bit 15							bit a				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
bit 7							bit				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15		rence Oscillator			(2)						
		e Oscillator out e Oscillator out			_KO pin ⁽²⁾						
bit 14	Unimplemen	ted: Read as '	כי								
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit										
		e Oscillator out e Oscillator out			)						
bit 12	ROSEL: Reference Oscillator Source Select bit										
	1 = Oscillator crystal is used as the reference clock										
	•	lock is used as									
bit 11-8	RODIV[3:0]: Reference Oscillator Divider bits ⁽¹⁾										
	1111 = Reference clock divided by 32,768										
	1110 = Reference clock divided by 16,384										
	1101 = Reference clock divided by 8,192 1100 = Reference clock divided by 4,096										
	1011 = Reference clock divided by 4,096										
	1010 = Reference clock divided by 1,024										
	1001 = Reference clock divided by 512										
		ence clock divi	-								
	0111 = Reference clock divided by 128										
	0110 = Reference clock divided by 64 0101 = Reference clock divided by 32										
		ence clock divi									
		ence clock divi	-								
		ence clock divi	,								
	0001 = Refer										
			acasje								
	0000 <b>= Refe</b> r										

# REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- Note 1: The Reference Oscillator output must be disabled (ROON = 0) before writing to these bits.
  - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

# 10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (www.microchip.com/DS70615) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

The dsPIC33EDV64MC205 device can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

# 10.1 Clock Frequency and Clock Switching

The dsPIC33EDV64MC205 device allows a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON[10:8]). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

# 10.2 Instruction-Based Power-Saving Modes

The dsPIC33EDV64MC205 device has two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into Sleep mode
PWRSAV #IDLE MODE ; Put the device into Idle mode⁽¹⁾

Note 1: The use of PWRSV #SLEEP_MODE has limitations when the Flash Voltage Regulator bit, VREGSF (RCON[11]), is set to Standby mode. Refer to Section Section 10.2.1 "Sleep Mode" for more information.

# 10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into standby when Sleep mode is entered by clearing the VREGS (RCON[8]) and VREGSF (RCON[11]) bits (default configuration). However, putting the Flash voltage regulator in Standby mode (VREGSF = 0) when in Sleep has the effect of corrupting the prefetched instructions placed in the instruction queue. When the part wakes up, these instructions may cause undefined behavior. To remove this problem, the instruction queue must be flushed after the part wakes up. A way to flush the instruction queue is to perform a branch. Therefore, it is required to implement the SLEEP instruction in a function with 4-instruction word alignment. The 4-instruction word alignment will assure that the **SLEEP** instruction is always placed on the correct address to make sure the flushing will be effective. Example 10-2 shows how this is performed.

#### EXAMPLE 10-2: SLEEP MODE PWRSAV INSTRUCTION SYNTAX (WITH FLASH VOLTAGE REGULATOR SET TO STANDBY MODE)

.global _GoToSleep .section .text .align 4 _GoToSleep: PWRSAV #SLEEP_MODE BRA TO_FLUSH_QUEUE_LABEL TO_FLUSH_QUEUE_LABEL: RETURN

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON[8]) and VREGSF (RCON[11]) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

#### 10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (two-four clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON[13]).

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

# 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV[11]). The ratio between peripheral and core clock speed is determined by the DOZE[2:0] bits (CLKDIV[14:12]). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV[15]). By default, interrupt events have no effect on Doze mode operation.

#### 10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a Minimum Power Consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bits in the PMD register are cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note:	If a PMD bit is set, the corresponding
	module is disabled after a delay of one
	instruction cycle. Similarly, if a PMD bit is
	cleared, the corresponding module is
	enabled after a delay of one instruction
	cycle (assuming the module control regis-
	ters are already configured to enable
	module operation).

# 10.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.



#### 10.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—		
bit 15							bita		
<b>D</b> /4/ 0	DWG	DAMO	DAMO	DAALO			DAMA		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0		
I2C1MD bit 7	U2MD	U1MD	SPI2MD	SPI1MD	_	—	AD1MD bit		
Legend:									
R = Readable		W = Writable	bit	-	nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	T5MD: Timer!	5 Module Disat	le bit						
		odule is disable							
	0 = Timer5 mo	odule is enable	d						
bit 14	T4MD: Timer4	4 Module Disab	ole bit						
		odule is disable							
		odule is enable							
bit 13	<b>T3MD:</b> Timer3 Module Disable bit 1 = Timer3 module is disabled								
	1 = 1  Imer3 module is disabled 0 = Timer3 module is enabled								
bit 12		2 Module Disab							
		odule is disable							
		odule is enable							
bit 11	T1MD: Timer1	1 Module Disab	ole bit						
	1 = Timer1 mo	odule is disable	ed						
	0 = Timer1 mo	odule is enable	d						
bit 10		QEI1MD: QEI1 Module Disable bit							
		lule is disabled							
		lule is enabled							
bit 9	PWMMD: PWM Module Disable bit								
		dule is disabled dule is enabled							
bit 8		ted: Read as '	٦,						
bit 7	-	1 Module Disab							
		ule is disabled							
	-	ule is enabled							
bit 6	U2MD: UART	2 Module Disa	ble bit						
	1 = UART2 m	odule is disabl	ed						
	0 = UART2 m	odule is enable	ed						
bit 5	U1MD: UART	1 Module Disa	ble bit						
		odule is disable							
	0 = UART1 m	odule is enable	ed						
bit 4	SPI2MD: SPI2	2 Module Disat	ole bit						
		lule is disabled							
h:+ 2	0 = SPI2 mod	lule is enabled	da hit						
bit 3	0 = SPI2 mod <b>SPI1MD:</b> SPI		ble bit						

# REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 2-1 Unimplemented: Read as '0'
- bit 0 AD1MD: ADC1 Module Disable bit
  - 1 = ADC1 module is disabled
    - 0 = ADC1 module is enabled

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_	_		IC4MD	IC3MD	IC2MD	IC1MD				
bit 15	•	-	·		•		bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		_	_	OC4MD	OC3MD	OC2MD	OC1MD				
bit 7	ł				I		bit C				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	nown				
bit 15-12	Unimpleme	nted: Read as '	0'								
bit 11	-	t Capture 4 Mo		it							
	•	pture 4 module									
	0 = Input Ca	pture 4 module	is enabled								
oit 10	IC3MD: Inpu	t Capture 3 Mo	dule Disable b	it							
		<ul><li>1 = Input Capture 3 module is disabled</li><li>0 = Input Capture 3 module is enabled</li></ul>									
	•	•		.,							
bit 9	•	<b>C2MD:</b> Input Capture 2 Module Disable bit									
bit 8		= Input Capture 2 module is enabled C1MD: Input Capture 1 Module Disable bit									
	1 = Input Ca	pture 1 module pture 1 module	is disabled								
bit 7-4		n <b>ted:</b> Read as '									
bit 3	OC4MD: Ou	tput Compare 4	Module Disat	ole bit							
	1 = Output Compare 4 module is disabled										
	•	ompare 4 mod									
bit 2		OC3MD: Output Compare 3 Module Disable bit									
		compare 3 mod compare 3 mod									
bit 1	<b>OC2MD:</b> Output Compare 2 Module Disable bit										
		ompare 2 mod									
		ompare 2 mod									
bit 0		tput Compare 1		ole bit							
		compare 1 mod									
	0 – Output C	ompare 1 mod									

### REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

# REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	_	—	CMPMD	—	—
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
CRCMD	—	—	—	—	—	I2C2MD	—
bit 7							bit 0
Legend:							
R = Readab		W = Writable	bit	•	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-11	•	ted: Read as '					
bit 10		nparator Modu					
		or module is d or module is e					
bit 9-8	Unimplemen	ted: Read as '	0'				
bit 7	CRCMD: CRO	C Module Disal	ble bit				
	1 = CRC mod	lule is disabled					
	0 = CRC mod	lule is enabled					
bit 6-2	Unimplemen	ted: Read as '	0'				
bit 1	12C2MD: 12C2	2 Module Disal	ole bit				
		ule is disabled ule is enabled					
bit 0	Unimplemen	ted: Read as '	0'				
	-						

#### REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	_	—	—	—		_			
bit 15	bit 15			- -			bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0			
_	—	—	—	REFOMD	CTMUMD		—			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	= Bit is cleared x = Bit is unknown					
			- 1							
bit 15-4	-	ted: Read as '								
bit 3	REFOMD: Re	eference Clock	Module Disabl	e bit						
		e clock module e clock module								
	• • • • • • • • • • • • • • • • • • • •									
bit 2	CTMUMD: C	TMU Module D	isable bit							
		odule is disable odule is enable								
bit 1-0	Unimplemen	ted: Read as '	כ'							

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—	—	—	_	PWM3MD	PWM2MD	PWM1MD		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		—			<u> </u>	<u> </u>			
bit 7							bit 0		
-									
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-11	Unimplement	ted: Read as '	0'						
bit 10	PWM3MD: P\	NM3 Module E	Disable bit						
	1 = PWM3 mo	odule is disable	ed						
	0 = PWM3 mo	odule is enable	ed						
bit 9	PWM2MD: P\	NM2 Module [	Disable bit						
	1 = PWM2 module is disabled								
	0 = PWM2 module is enabled								
bit 8	<b>PWM1MD:</b> PWM1 Module Disable bit								
		1 = PWM1 module is disabled							
	0 = PWM1 mo	= PWM1 module is enabled							
bit 7-0	Unimplement	ted: Read as '	0'						

#### REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

#### REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	
			DMA0MD ⁽¹⁾					
			DMA1MD ⁽¹⁾	DTOMD				
_	—	_	DMA2MD ⁽¹⁾	PTGMD		—	_	
			DMA3MD ⁽¹⁾					
bit 7		•			•		bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0' DMA0MD: DMA0 Module Disable bit⁽¹⁾ bit 4 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit⁽¹⁾ 1 = DMA3 module is disabled 0 = DMA3 module is enabled bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'

**Note 1:** This single bit enables and disables all four DMA channels.

NOTES:

# 11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (www.microchip.com/ DS70000598) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 11.1 Parallel I/O (PIO) Ports

Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through" in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

- Note 1: Several I/Os on the host dsPIC33 DSC are not brought to external pins on the device package.
  - 2: Some I/Os are used as interconnects between the host DSC and the MOSFET Gate Driver module. These interconnects include dedicated PWM connections, as well as control and communication connections, which are to be configured as shown in Table 1-1.
  - **3:** Other I/Os are unavailable due to pin count limitations and need to be configured as digital outputs and driven to a logic low level. The PORT register maps of the I/Os are available in Table 4-26 to Table 4-32.

All port pins have eight registers directly associated with their operation as digital I/Os. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Latch register (LATx), read the latch. Writes to the Latch register, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device are disabled. This means the corresponding LATx and TRISx registers, and the port pins are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



#### 11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control x register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See Table 30-11 for the maximum VIH specification for each pin.

# 11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

When ANSELx = 1 (the port is selected as analog) and TRISx = 1 (digital I/O is enabled), the digital input value read by the port is always '0'.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-2).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

#### 11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP, as shown in Example 11-1.

# 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the Change Notification (CN) functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source or sink source connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on Change Noti-
	fication pins should always be disabled
	when the port pin is configured as a digital
	output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV 0xF	FF00, W0 ;	Configure PORTB<15:8>
	;	as inputs
MOV W0,	TRISB ;	and PORTB<7:0>
	;	as outputs
NOP	;	Delay 1 cycle
BTSS POF	RTB, #13 ;	Next Instruction

# 11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

# 11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

# 11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include  $I^2C$  and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/Os and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

#### 11.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheralselectable pin is handled in two different ways, depending on whether an input or output is being mapped.

#### 11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-16). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

#### FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



# 11.4.4.1 Virtual Connections

The dsPIC33EDV64MC205 device supports virtual (internal) connections to the output of the op amp/ comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module") and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R[6:0] bits of the RPINR12 register to the value of 'b0000001', the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R[6:0]
External Interrupt 2	INT2	RPINR1	INT2R[6:0]
Timer2 External Clock	T2CK	RPINR3	T2CKR[6:0]
Input Capture 1	IC1	RPINR7	IC1R[6:0]
Input Capture 2	IC2	RPINR7	IC2R[6:0]
Input Capture 3	IC3	RPINR8	IC3R[6:0]
Input Capture 4	IC4	RPINR8	IC4R[6:0]
Output Compare Fault A	OCFA	RPINR11	OCFAR[6:0]
PWM Fault 1	FLT1	RPINR12	FLT1R[6:0]
PWM Fault 2	FLT2	RPINR12	FLT2R[6:0]
QEI1 Phase A	QEA1	RPINR14	QEA1R[6:0]
QEI1 Phase B	QEB1	RPINR14	QEB1R[6:0]
QEI1 Index	INDX1	RPINR15	INDX1R[6:0]
QEI1 Home	HOME1	RPINR15	HOME1R[6:0]
UART1 Receive	U1RX	RPINR18	U1RXR[6:0]
UART2 Receive	U2RX	RPINR19	U2RXR[6:0]
SPI2 Data Input	SDI2	RPINR22	SDI2R[6:0]
SPI2 Clock Input	SCK2	RPINR22	SCK2R[6:0]
SPI2 Client Select	SS2	RPINR23	SS2R[6:0]
PWM Synchronous Input 1	SYNCI1	RPINR37	SYNCI1R[6:0]
PWM Dead-Time Compensation 1	DTCMP1	RPINR38	DTCMP1R[6:0]
PWM Dead-Time Compensation 2	DTCMP2	RPINR39	DTCMP2R[6:0]
PWM Dead-Time Compensation 3	DTCMP3	RPINR39	DTCMP3R[6:0]

TABLE 11-1:	SELECTABLE INPUT SOURCES (	(MAPS INPUT TO FUNCTION)
-------------	----------------------------	--------------------------

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

# TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignmen
000 0000	I	Vss	010 1101	I	Reserved
000 0001	Ι	C10UT ⁽¹⁾	010 1110	I	Reserved
000 0010	I	C2OUT ⁽¹⁾	010 1111	I	Reserved
000 0011	I	C3OUT ⁽¹⁾	011 0000	—	_
000 0100	I	C4OUT ⁽¹⁾	011 0001	—	_
000 0101	—	—	011 0010	—	—
000 0110	I	PTGO30 ⁽¹⁾	011 0011	I	RPI51
000 0111	I	PTGO31 ⁽¹⁾	011 0100	I	RPI52
000 1000	—		011 0101	I	RPI53
000 1001	_		011 0110	I/O	RP54
000 1010	—	—	011 0111	I/O	Reserved
000 1011	—		011 1000	I/O	Reserved
000 1100	_	_	011 1001	I/O	Reserved
000 1101	—		011 1010	I	Reserved
000 1110	_	_	011 1011	_	_
000 1111	_	_	011 1100	_	
001 0000	—	<u> </u>	011 1101	_	
001 0001		—	011 1110		—
001 0010	_	_	011 1111	_	
001 0011	_	—	100 0000		_
001 0100	I/O	RP20	100 0001	_	
001 0101	—	_	100 0010	_	
001 0110	_	—	100 0011		_
001 0111		—	100 0100		_
001 1000	I	RPI24	100 0101		_
001 1001	I	RPI25	100 0110		_
001 1010		—	100 0111	_	_
001 1011	1	Reserved	100 1000		_
001 1100	I	Reserved	100 1001	_	_
001 1101	_	—	100 1010	_	_
001 1110	_	—	100 1011	_	_
001 1111	_	_	100 1100	_	_
010 0000	1	RPI32	100 1101	_	_
010 0001	I	RPI33	100 1110	_	_
010 0010	I	RPI34	100 1111	_	_
010 0011	I/O	RP35	101 0000	_	_
010 0100	I/O	RP36	101 0001	_	
010 0101	I/O	RP37	101 0010		
010 0110	I/O	RP38	101 0011	_	
010 0111	I/O	RP39	101 0100		

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment		Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignmen
010 1000	I/O	RP40		101 0101	—	
010 1001	I/O	RP41		101 0110	—	
010 1010	I/O	Reserved		101 0111	—	_
010 1011	I/O	Reserved		101 1000	—	
010 1100	I	Reserved		101 1001	—	
101 1010		_		110 1101	—	_
101 1011		_		110 1110	—	
101 1100		_		110 1111	—	
101 1101		_	] [	111 0000		
101 1110	I	Reserved		111 0001	—	
101 1111	I	Reserved	[	111 0010	—	
110 0000	I	Reserved		111 0011	—	_
110 0001	I/O	Reserved		111 0100	—	
110 0010	—	—		111 0101	—	—
110 0011	—	_		111 0110	I/O	RP118
110 0100	—	—	[	111 0111	Ι	Reserved
110 0101			] [	111 1000	I/O	RP120
110 0110	_		] [	111 1001	Ι	Reserved
110 0111			] [	111 1010	—	
110 1000	—	_	ļ	111 1011	—	_
110 1001	_		] [	111 1100	—	_
110 1010			] [	111 1101	—	
110 1011			] [	111 1110	—	
110 1100	—			111 1111	_	_

# TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.


Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

# 11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each RPORx register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-17 through Register 11-26). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

#### FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



# 11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally, any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

#### TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR[5:0]	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Client Select
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1	101101	RPn tied to PWM Primary Time Base Sync Output
CNTCMP1	101111	RPn tied to QEI1 Compare Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

# 11.5 I/O Helpful Tips

- 1. In some cases, certain pins, as defined in Table 30-11 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low-side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1; this indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD - 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specifications. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the "Absolute Maximum Ratings⁽¹⁾" section of this data sheet. For example:

VOH = 2.4V @ IOH = -8 mA and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mAis technically permitted.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
  - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
  - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
  - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
  - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
  - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a built-in self-test.
  - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
  - g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned
  - h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Pin Select registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

# 11.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

# 11.6.1 KEY RESOURCES

- "I/O Ports" (DS70000598) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 11.7 Peripheral Pin Select Registers

#### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

R/W-0 R/W-0	U-0
	—
	bit 15
U-0 U-0	U-0
	—
	bit 7
	— bit 7

Legend:				
R = Readable bit	idable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-8	<b>INT1R[6:0]:</b> Assign External Interrupt 1 (INT1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)
bit 7-0	Unimplemented: Read as '0'

#### REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	_	_	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT2R[6:0]			
bit 7							bit 0

Legend:					
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **INT2R[6:0]:** Assign External Interrupt 2 (INT2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	_	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				T2CKR[6:0]			
bit 7							bit 0

Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **T2CKR[6:0]:** Assign Timer2 External Clock (T2CK) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC2R[6:0]			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				IC1R[6:0]			
bit 7	•						bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15 Unimplemented: Read as '0'

bit 14-8 IC2R[6:0]: Assign Input Capture 2 (IC2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

bit 7 Unimplemented: Read as '0'

bit 6-0 IC1R[6:0]: Assign Input Capture 1 (IC1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC4R[6:0]			
bit 15	• •						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				IC3R[6:0]			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-8	<b>IC4R[6:0]:</b> Assign Input Capture 4 (IC4) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)
bit 7	Unimplemented: Read as '0'
bit 6-0	<b>IC3R[6:0]:</b> Assign Input Capture 3 (IC3) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				OCFAR[6:0]			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **OCFAR[6:0]:** Assign Output Compare Fault A (OCFA) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				FLT2R[6:0]			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				FLT1R[6:0]			
bit 7	·						bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplen	nented bit, read	l as '0'	

'0' = Bit is cleared

x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-8	<b>FLT2R[6:0]:</b> Assign PWM Fault 2 (FLT2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)
bit 7	Unimplemented: Read as '0'
bit 6-0	<b>FLT1R[6:0]:</b> Assign PWM Fault 1 (FLT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14

'1' = Bit is set

U-0         R/W-0         R								
bit 15 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — QEA1R[6:0] bit 7	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — QEA1R[6:0] bit 7					QEB1R[6:0]			
QEA1R[6:0] bit 7	it 15							bit 8
QEA1R[6:0] bit 7								
bit 7	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
					QEA1R[6:0]			
Logond:	it 7							bit 0
Logond								
Legena.	.egend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-8 **QEB1R[6:0]:** Assign QEI1 Phase B (QEB1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)
- bit 7 Unimplemented: Read as '0'
- bit 6-0 **QEA1R[6:0]:** Assign QEI1 Phase A (QEA1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

-n = Value at POR

#### REGISTER 11-9: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — INDX1R[6:0] bit 7 - bit Legend:								
bit 15 bit U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INDX1R[6:0] bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-8 HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers) bit 7 Unimplemented: Read as '0' bit 6-0 IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         -       INDX1R[6:0]       INDX1R[6:0]       bit         bit 7	_				HOME1R[6:0	]		
INDX1R[6:0]         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	bit 15							bit 8
INDX1R[6:0]         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits								
bit 7       bit         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'       bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)       bit 7       Unimplemented: Read as '0'         bit 7       Unimplemented: Read as '0'       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 15       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	_				INDX1R[6:0]			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	bit 7	-						bit 0
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits								
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14-8       HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	Legend:							
bit 15Unimplemented: Read as '0'bit 14-8HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)bit 7Unimplemented: Read as '0'bit 6-0IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
bit 14-8HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)bit 7Unimplemented: Read as '0'bit 6-0IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 14-8HOME1R[6:0]: Assign QEI1 Home (HOME1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)bit 7Unimplemented: Read as '0'bit 6-0IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits								
(see Table 11-2 for input pin selection numbers)         bit 7       Unimplemented: Read as '0'         bit 6-0       IND1XR[6:0]: Assign QE11 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	bit 15	Unimpleme	ented: Read as '	0'				
bit 6-0 IND1XR[6:0]: Assign QEI1 Index (INDX1) to the Corresponding RPn or RPIn Pin bits	bit 14-8	-	- •	•	,	esponding RF	n or RPIn Pin b	its
	bit 7	Unimpleme	ented: Read as '	0'				
	bit 6-0	-		•	, .	onding RPn c	or RPIn Pin bits	

#### REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U1RXR[6:0]			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **U1RXR[6:0]:** Assign UART1 Receive (U1RX) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				112BXB[6:0]			

—	U2RXR[6:0]
bit 7	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **U2RXR[6:0]:** Assign UART2 Receive (U2RX) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

<b>Legend:</b> R = Readable I	bit	W = Writable t	pit	U = Unimplen	nented bit, read	l as '0'	
bit 7							bit 0
				SDI2R[6:0]			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
				SCK2R[6:0]			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

'1' = Bit is set

bit 15 Unimplemented: Read as '0'

bit 14-8 **SCK2R[6:0]:** Assign SPI2 Clock Input (SCK2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

bit 7 Unimplemented: Read as '0'

bit 6-0 **SDI2R[6:0]:** Assign SPI2 Data Input (SDI2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

-n = Value at POR

x = Bit is unknown

#### REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	—	—	—	_	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SS2R[6:0]			
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **SS2R[6:0]:** Assign SPI2 Client Select (SS2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

#### REGISTER 11-14: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	SYNCI1R[6:0]							
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_	_	_	_	_	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 7

bit 14-8 **SYNCI1R[6:0]:** Assign PWM Synchronization Input 1 (SYNCI1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

bit 7-0 Unimplemented: Read as '0'

bit 0

#### REGISTER 11-15: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		DTCMP1R[6:0]									
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	_	—	_	—	—	—	—				
bit 7				· · · ·		·	bit 0				
Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											

R = Readable bit<math>W = Writable bit<math>U = Onimplemented bit, read as 0-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-8 **DTCMP1R[6:0]:** Assign PWM Dead-Time Compensation 1 (DTCMP1) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 11-16: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				DTCMP3R[6:0	)]		
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP2R[6:0	)]		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-8 **DTCMP3R[6:0]:** Assign PWM Dead-Time Compensation 3 (DTCMP3) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

bit 7 Unimplemented: Read as '0'

bit 6-0 **DTCMP2R[6:0]:** Assign PWM Dead-Time Compensation 2 (DTCMP2) to the Corresponding RPn or RPIn Pin bits (see Table 11-2 for input pin selection numbers)

# REGISTER 11-17: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_			RP35	R[5:0]			
bit 15	·						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP20R[5:0]					
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-14	Unimpleme	ented: Read as '	0'					
bit 13-8		Peripheral Out 11-3 for peripheral	•	•	P35 Output F	Pin bits		
bit 7-6	Unimpleme	ented: Read as '	0'					
bit 5-0		<b>RP20R[5:0]:</b> Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-3 for peripheral function numbers)						

#### REGISTER 11-18: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

		<b>D</b> // / 0	<b>DAA/ A</b>	5444.0	D # 4 / 0		5444.0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			RP37R[5:0]				
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RP36R[5:0]				
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared x = Bit is unk			nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP37R[5:0]:** Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP36R[5:0]:** Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)

### REGISTER 11-19: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—		RP39R[5:0]					
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—		RP38R[5:0]					
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14	Unimplemer	nted: Read as '	0'					
bit 13-8	<b>RP39R[5:0]:</b> Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)							
bit 7-6	Unimplemented: Read as '0'							
bit 5-0	<b>RP38RI5:01:</b> Peripheral Output Function is Assigned to RP38 Output Pin hits							

bit 5-0 **RP38R[5:0]:** Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 11-3 for peripheral function numbers)

#### REGISTER 11-20: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—		RP41R[5:0]					
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	-		RP40R[5:0]					
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

bit 13-8 **RP41R[5:0]:** Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP40R[5:0]:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

# REGISTER 11-21: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

r-0	r-0	- 0	0	0			
	1-0	r-0	r-0	r-0	r-0		
Reserved							
					bit 8		
r-0	r-0	r-0	r-0	r-0	r-0		
Reserved							
					bit 0		
= Reserved bit							
V = Writable bit		U = Unimplem	ented bit, re	read as '0'			
1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknowr	ı		
d: Read as '0'							
bit 7-6 Unimplemented: Read as '0'							
	= Reserved bit V = Writable bit 1' = Bit is set d: Read as '0'	= Reserved bit V = Writable bit 1' = Bit is set d: Read as '0'	r-0 r-0 r-0 Rese = Reserved bit V = Writable bit U = Unimplem 1' = Bit is set '0' = Bit is clea d: Read as '0'	r-0 r-0 r-0 r-0 Reserved = Reserved bit V = Writable bit U = Unimplemented bit, re 1' = Bit is set '0' = Bit is cleared d: Read as '0'	r-0r-0r-0r-0Reserved= Reserved bit $V = Writable bit$ $U = Unimplemented bit, read as '0'1' = Bit is set'0' = Bit is clearedx = Bit is unknowrd: Read as '0'$		

bit 5-0 Reserved

#### REGISTER 11-22: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	r-0	r-0	r-0	r-0	r-0	r-0
	—			Res	served		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP54	4R[5:0]		
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 Reserved

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP54R[5:0]:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 11-3 for peripheral function numbers)

# REGISTER 11-23: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	r-0	r-0	r-0	r-0	r-0	r-0	
_	—			Res	served			
bit 15							bit 8	
U-0	U-0	r-0	r-0	r-0	r-0	r-0	r-0	
_	—		Reserved					
bit 7							bit 0	
Legend:		r = Reserved	bit					
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14	Unimplemer	ted: Read as '	0'					
bit 13-8	Reserved	Reserved						
bit 7-6	Unimplemer	Unimplemented: Read as '0'						
bit 5-0	Reserved							

## REGISTER 11-24: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	r-0	r-0	r-0	r-0	r-0	r-0
—	—			Res	erved		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 Reserved

bit 7-0 Unimplemented: Read as '0'

# REGISTER 11-25: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	r-0	r-0	r-0	r-0	r-0	r-0	
—	—			Res	served			
bit 15	·						bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	_	—	—	_	—	
bit 7	·	·					bit 0	
Legend:		r = Reserved	bit					
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14	Unimplemer	ted: Read as '	o'					
bit 13-8	Reserved							
bit 7-0	Unimplemer	nted: Read as '	o'					

# REGISTER 11-26: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15			•	•			bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP120R[5:0]						
bit 7							bit 0		

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R[5:0]:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

# dsPIC33EDV64MC205

NOTES:

# 12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (www.microchip.com/ DS70362) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- · Can be Operated in Asynchronous Counter mode from an External Clock Source
- The Timer1 External Clock Input (T1CK) can Optionally be Synchronized to the Internal Device Clock and the Clock Synchronization is Performed after the Prescaler

A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FCY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.


The Timer modes are determined by the following bits:

- Timer1 Clock Source Select bit (TCS): T1CON[1]
- Timer1 External Clock Input Synchronization Select • bit (TSYNC): T1CON[2]
- · Timer1 Gated Time Accumulation Enable bit (TGATE): T1CON[6]

TABLE 12-1: TIMER MODE SETTINGS

Timer control bit settings for different operating modes are given in Table 12-1.

Mode	TCS	TGATE	TSYNC	
Timer	0	0	x	
Gated Timer	0	1	х	
Synchronous Counter	1	х	1	
Asynchronous Counter	1	х	0	



# 12.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

## 12.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 12.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾	_	TSIDL		_	_		_
bit 15							bit 8
	<b>D</b> 444 0	<b>D</b> 444 0	<b>D M ( 0</b>		<b>D</b> 4440	<b>D</b> 444 0	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 TSYNC ⁽¹⁾	R/W-0 TCS ⁽¹⁾	U-0
 bit 7	TGATE	TCKPS1	TCKPS0	_	ISTNC."	1680	 bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TON: Timer1	On hit(1)					
	1 = Starts 16-	-					
	0 = Stops 16-						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	TSIDL: Timer	1 Stop in Idle M	/lode bit				
		ues module op s module opera			ldle mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	TGATE: Time	r1 Gated Time	Accumulation	n Enable bit			
	When TCS = This bit is igno						
	When TCS =						
		e accumulation e accumulation					
bit 5-4	TCKPS[1:0]:	Timer1 Input C	lock Prescale	e Select bits			
	11 <b>= 1:256</b>						
	10 = 1:64 01 = 1:8						
	00 = 1:1						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TSYNC: Time	er1 External Clo	ock Input Synd	chronization Se	elect bit ⁽¹⁾		
	When TCS =						
		izes external cl synchronize e>		nut			
	When TCS =	-		iput			
	This bit is igno						
bit 1	TCS: Timer1	Clock Source S	Select bit ⁽¹⁾				
	1 = External c 0 = Internal cl	clock is from pil lock (FP)	n, T1CK (on th	ne rising edge)			
bit 0	Unimplemen	ted: Read as '	0'				
	nen Timer1 is en empts by user s				ode (TCS = 1, T	SYNC = 1, TOP	N = 1), any

# REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

# dsPIC33EDV64MC205

NOTES:

# 13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **"Timers"** (www.microchip.com/DS70362) of the *"dsPIC33/PIC24 Family Reference Manual"*.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (32-bit timer pairs, Timer3 and Timer5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw); Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.


Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.


Note: Only Timer2, 3, 4 and 5 can trigger a DMA data transfer.

# dsPIC33EDV64MC205


# FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)











# 13.1 Timerx/y Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/
	wwwproducts/Devices.aspx?d
	DocName=en555464

## 13.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

#### 13.2 **Timer Control Registers**

#### **REGISTER 13-1: TxCON: (TIMER2 AND TIMER4) CONTROL REGISTER** R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0 TON _____ TSIDL _ _____ _ bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 U-0 TCKPS1 TCS⁽¹⁾ TGATE TCKPS0 T32 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timerx On bit When T32 = 1: 1 = Starts 32-bit Timerx/y 0 = Stops 32-bit Timerx/y When T32 = 0: 1 = Starts 16-bit Timerx 0 = Stops 16-bit Timerx bit 14 Unimplemented: Read as '0' bit 13 TSIDL: Timerx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled bit 5-4 TCKPS[1:0]: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 T32: 32-Bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers Unimplemented: Read as '0' bit 2 bit 1 TCS: Timerx Clock Source Select bit⁽¹⁾ 1 = External clock is from pin, TxCK (on the rising edge) 0 = Internal clock (FP) bit 0 Unimplemented: Read as '0'

**Note 1:** The TxCK pin is not available on all devices. See the "**Pin Diagram**" section for the available pins.

# REGISTER 13-2: TyCON: (TIMER3 AND TIMER5) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾		TSIDL ⁽²⁾	_			_	
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	<u> </u>		TCS ^(1,3)	
bit 7							bit C
Legend:							
R = Readabl		W = Writable		-	mented bit, re		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	TON: Timery	On bit ⁽¹⁾					
	1 = Starts 16						
bit 14	0 = Stops 16	-bit Timery ited: Read as 'i	∩ <b>'</b>				
bit 13		ry Stop in Idle N					
DIL 10		lues module op		device enters	Idle mode		
		s module opera					
bit 12-7	Unimplemer	nted: Read as '	0'				
bit 6	TGATE: Time	ery Gated Time	Accumulation	Enable bit ⁽¹⁾			
	<u>When TCS =</u> This bit is ign						
	When TCS =						
	1 = Gated tim	ne accumulation					
bit 5-4		Timery Input C		Select hite(1)			
DIL 3-4	11 = 1:256						
	10 = 1:64						
	01 <b>= 1:8</b>						
	00 = 1:1						
bit 3-2	-	nted: Read as '					
bit 1		Clock Source S					
	1 = External 0 = Internal c	clock is from pii clock (FP)	n, TyCK (on th	ie rising edge)			
bit 0	Unimplemer	nted: Read as '	0'				
	/hen 32-bit opera inctions are set t		•	1), these bits	have no effec	t on Timery opera	tion; all timer
		•		1) in the Time	ry Control regi	eter (TvCONI31) t	

2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON[3]), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: The TyCK pin is not available on all devices. See the "Pin Diagram" section for the available pins.

# dsPIC33EDV64MC205

NOTES:

# 14.0 INPUT CAPTURE


- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture with Dedicated Timer" (www.microchip.com/DS70000352) in the "dsPIC33/dsPIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EDV64MC205 device supports four input capture channels.

Key features of the input capture module include:

- Hardware-Configurable for 32-Bit Operation in All modes by Cascading Two Adjacent Modules
- Synchronous and Trigger modes of Output Compare Operation, with up to 19 User-Selectable Trigger/Sync Sources Available
- A 4-Level FIFO Buffer for Capturing and Holding Timer Values for Several Events
- Configurable Interrupt Generation
- Up to Six Clock Sources Available for Each Module, Driving a Separate Internal 16-Bit Counter





# 14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

## 14.1.1 KEY RESOURCES

- "Input Capture with Dedicated Timer" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 14.2 Input Capture Registers

# REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_
bit 15							bit 8

U-0	R/W-0	R/W-0	HC/HS/R-0	HC/HS/R-0	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture x Stop in Idle Control bit
	1 = Input capture will halt in CPU Idle mode
	0 = Input capture will continue to operate in CPU Idle mode
bit 12-10	ICTSEL[2:0]: Input Capture x Timer Select bits
	111 = Peripheral clock (FP) is the clock source of ICx
	110 = Reserved
	101 = Reserved
	100 = T1CLK is the clock source of ICx (only the synchronous clock is supported) 011 = T5CLK is the clock source of ICx
	011 = 130 LK is the clock source of ICx
	001 = T2CLK is the clock source of ICx
	000 = T3CLK is the clock source of ICx
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI[1:0]: Number of Captures per Interrupt Select bits (this field is not used if ICM[2:0] = 001 or 111)
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag bit (read-only)
	1 = Input capture buffer overflow occurred
1.11.0	0 = No input capture buffer overflow occurred
bit 3	ICBNE: Input Capture x Buffer Not Empty Status bit (read-only)
	<ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>
bit 2-0	
DIL 2-0	ICM[2:0]: Input Capture x Mode Select bits
	111 = Input capture functions as an interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Capture mode, every 16th rising edge (Prescaler Capture mode)
	100 = Capture mode, every 4th rising edge (Prescaler Capture mode)
	011 = Capture mode, every rising edge (Simple Capture mode)
	<ul> <li>010 = Capture mode, every falling edge (Simple Capture mode)</li> <li>001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI[1:0]) is not used in this mode)</li> </ul>
	UUL - Capitule mode, every edge fising and failing (Edge Delect mode (ICII I.UI) is not used in this mode)

## REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	_	—	—	—	—	IC32
bit 15							bit 8

R/W-0	HS/R/W-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾		SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0 ⁽⁴⁾
bit 7 bit 0							

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8

- IC32: Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)
  - 1 = Odd IC and Even IC form a single 32-bit input capture module⁽¹⁾
    - 0 = Cascade module operation is disabled

#### bit 7 ICTRIG: Input Capture x Trigger Operation Select bit⁽²⁾

- 1 = Input source is used to trigger the input capture timer (Trigger mode)
- 0 = Input source is used to synchronize the input capture timer to a timer of another module (Synchronization mode)
- bit 6 **TRIGSTAT:** Timer Trigger Status bit⁽³⁾
  - 1 = ICxTMR has been triggered and is running
  - 0 = ICxTMR has not been triggered and is being held clear

#### bit 5 Unimplemented: Read as '0'

- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
  - 2: The input source is selected by the SYNCSEL[4:0] bits of the ICxCON2 register.
  - **3:** This bit is set by the selected input source (selected by SYNCSEL[4:0] bits); it can be read, set and cleared in software.
  - 4: Do not use the ICx module as its own Sync or trigger source.
  - 5: This option should only be selected as a trigger source and not as a Sync source.
  - 6: Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information (PTGO8 = IC1, PTGO9 = IC2, PTGO10 = IC3, PTGO11 = IC4).

#### REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 **SYNCSEL[4:0]:** Input Source Select for Synchronization and Trigger Operation bits⁽⁴⁾
  - 11111 = No Sync or trigger source for ICx
  - 11110 = **Reserved**
  - 11101 = Reserved
  - 11100 = CTMU module synchronizes or triggers  $ICx^{(5)}$
  - 11011 = ADC1 module synchronizes or triggers  $ICx^{(5)}$
  - 11010 = CMP3 module synchronizes or triggers  $ICx^{(5)}$
  - 11001 = CMP2 module synchronizes or triggers  $ICx^{(5)}$
  - 11000 = CMP1 module synchronizes or triggers  $ICx^{(5)}$
  - 10111 = Reserved
  - 10110 = Reserved
  - 10101 = Reserved
  - 10100 **= Reserved**
  - 10011 = IC4 module synchronizes or triggers ICx
  - 10010 = IC3 module synchronizes or triggers ICx
  - 10001 = IC2 module synchronizes or triggers ICx
  - 10000 = IC1 module synchronizes or triggers ICx
  - 01111 = Timer5 synchronizes or triggers ICx
  - 01110 = Timer4 synchronizes or triggers ICx
  - 01101 = Timer3 synchronizes or triggers ICx (default)
  - 01100 = Timer2 synchronizes or triggers ICx
  - 01011 = Timer1 synchronizes or triggers ICx
  - 01010 = PTGOx module synchronizes or triggers ICx⁽⁶⁾
  - 01001 = Reserved
  - 01000 = Reserved
  - 00111 = Reserved
  - 00110 = Reserved
  - 00101 = Reserved
  - 00100 = OC4 module synchronizes or triggers ICx
  - 00011 = OC3 module synchronizes or triggers ICx
  - 00010 = OC2 module synchronizes or triggers ICx
  - 00001 = OC1 module synchronizes or triggers ICx
  - 00000 = No Sync or trigger source for ICx
- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
  - 2: The input source is selected by the SYNCSEL[4:0] bits of the ICxCON2 register.
  - **3:** This bit is set by the selected input source (selected by SYNCSEL[4:0] bits); it can be read, set and cleared in software.
  - **4:** Do not use the ICx module as its own Sync or trigger source.
  - 5: This option should only be selected as a trigger source and not as a Sync source.
  - 6: Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information (PTGO8 = IC1, PTGO9 = IC2, PTGO10 = IC3, PTGO11 = IC4).

# dsPIC33EDV64MC205

NOTES:


# 15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (www.microchip.com/ DS70000358) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of seven available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers, depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See "Output Compare" (DS70000358) in the "dsPIC33/PIC24 Family Reference Manual" for OCxR and OCxRS register restrictions.





# 15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

## 15.1.1 KEY RESOURCES

- "Output Compare" (DS70000358) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 15.2 Output Compare Control Registers

# REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

			R/W-0	R/W-0	R/W-0	U-0	
_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	ENFLTB
bit 15		·	•				bit 8
R/W-0	U-0	HSC/R/W-0	HSC/R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0
bit 7						•	bit C
Legend:		HSC = Hardw	are Settable/Cl	learable bit			
R = Readab	le bit	W = Writable I	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown
bit 15-14	Unimpleme	ented: Read as '0	) *				
bit 13	OCSIDL: O	utput Compare x	Stop in Idle Mo	ode Control bit			
		Compare x halts			_		
	•	Compare x contir	•		ode		
bit 12-10	_	0]: Output Comp	are x Clock Se	lect bits			
	111 = Perip 110 = Rese	heral clock (FP)					
	101 = PTGC						
		K is the clock so	urce of OCx (or	nly the synchror	nous clock is si	upported)	
		K is the clock so					
		K is the clock so					
		K is the clock sound K is the clock sound the					
bit 9		ented: Read as '0					
bit 8	-	ault B Input Enab					
		Compare Fault B		is enabled			
		Compare Fault B					
bit 7	ENFLTA: Fa	ault A Input Enabl	e bit				
		Compare Fault A					
	•	Compare Fault A	,	is disabled			
bit 6	Unimpleme	ented: Read as '0	,				
bit 5		WM Fault B Cond		-			
<ul> <li>1 = PWM Fault B condition on OCFB pin has occurred</li> <li>0 = No PWM Fault B condition on OCFB pin has occur</li> </ul>							
hit 1			•				
bit 4 OCFLTA: PWM Fault A Condition Status bit 1 = PWM Fault A condition on OCFA pin has occurred 0 = No PWM Fault A condition on OCFA pin has occurred							
bit 3	TRIGMODE: Trigger Status Mode Select bit						
					CxTMR or in s	software	
	<ul> <li>1 = TRIGSTAT (OCxCON2[6]) is cleared when OCxRS = OCxTMR or in software</li> <li>0 = TRIGSTAT is cleared only by software</li> </ul>						
Noto 1: C	OrvB and OC	xRS are double-b	uffered in D\//	1 mode only			
		ompare x module			irca Saa Saati	ion 24.0 "Porin	horal Trigger
	.αυπ σαιραι σί		1 UUAT HAS UNE				

PTGO7 = OC4).

### **REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)**

- bit 2-0 OCM[2:0]: Output Compare x Mode Select bits
  - 111 = Center-Aligned PWM mode: Output set high when OCxTMR = OCxR and set low when OCxTMR = OCxRS⁽¹⁾
  - 110 = Edge-Aligned PWM mode: Output set high when OCxTMR = 0 and set low when OCxTMR =  $OCxR^{(1)}$
  - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
  - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
  - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
  - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
  - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
  - 000 = Output compare channel is disabled
- **Note 1:** OCxR and OCxRS are double-buffered in PWM mode only.
  - 2: Each Output Compare x module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information (PTGO4 = OC1, PTGO5 = OC2, PTGO6 = OC3, PTGO7 = OC4).

#### REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32
bit 15 bit						bit 8	

	R/W-0	HS/R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
b	oit 7							bit 0

Legend:	HS = Hardware Settable	e bit		
R = Readable	bit W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at P	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15	FLTMD: Fault Mode Select bit			
	<ul> <li>Fault mode is maintained until the cleared in software and a new PW</li> <li>Eault mode is maintained until the</li> </ul>	M period starts		
	<ul><li>0 = Fault mode is maintained until the</li><li>FLTOUT: Fault Out bit</li></ul>	Fault Source is removed and	a new P www period starts	
	<ul> <li>1 = PWM output is driven high on a Fa</li> <li>0 = PWM output is driven low on a Fa</li> </ul>			
	FLTTRIEN: Fault Output State Select b 1 = OCx pin is tri-stated on a Fault cor	ndition	41	
bit 12	0 = OCx pin I/O state is defined by the	FLIOUT bit on a Fault condi	luon	
	<ul> <li>OCINV: Output Compare x Invert bit</li> <li>1 = OCx output is inverted</li> <li>0 = OCx output is not inverted</li> </ul>			
bit 11-9	Unimplemented: Read as '0'			
bit 8	OC32: Cascade Two OCx Modules En	able bit (32-bit operation)		
	<ol> <li>1 = Cascade module operation is enal</li> <li>0 = Cascade module operation is disa</li> </ol>			
bit 7	OCTRIG: Output Compare x Trigger/S	ync Select bit		
	<ul><li>1 = Triggers OCx from the source design</li><li>0 = Synchronizes OCx with the source</li></ul>			
bit 6	TRIGSTAT: Timer Trigger Status bit			
	<ul><li>1 = Timer source has been triggered a</li><li>0 = Timer source has not been triggered</li></ul>			
bit 5	OCTRIS: Output Compare x Output Pi	n Direction Select bit		
	<ul><li>1 = OCx is tri-stated</li><li>0 = Output Compare x module drives t</li></ul>	he OCx pin		
	not use the OCx module as its own Syr			
as a	en the OCy module is turned off, it sence a Trigger source, the OCy module must	be unselected as a Trigger s	ource prior to disabling it.	
	h Output Compare x module (OCx) has			

3: Each Output Compare x module (OCX) has one PTG Trigger/Synchronization source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information (PTGO0 = OC1, PTGO1 = OC2, PTGO2 = OC3, PTGO3 = OC4).

#### REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL[4:0]: Trigger/Synchronization Source Selection bits
  - 11111 = OCxRS compare event is used for synchronization
    - 11110 = INT2 pin synchronizes or triggers OCx
    - 11101 = INT1 pin synchronizes or triggers OCx
    - 11100 = CTMU module synchronizes or triggers OCx
    - 11011 = ADC1 module synchronizes or triggers OCx
    - 11010 = CMP3 module synchronizes or triggers OCx 11001 = CMP2 module synchronizes or triggers OCx
    - 11000 = CMP1 module synchronizes of triggers OCx
    - 10111 = Reserved
    - 10110 = Reserved
    - 10101 = Reserved
    - 10100 = Reserved
    - 10011 = IC4 input capture event synchronizes or triggers OCx
    - 10010 = IC3 input capture event synchronizes or triggers OCx
    - 10001 = IC2 input capture event synchronizes or triggers OCx
    - 10000 = IC1 input capture event synchronizes or triggers OCx
    - 01111 = Timer5 synchronizes or triggers OCx
    - 01110 = Timer4 synchronizes or triggers OCx
    - 01101 = Timer3 synchronizes or triggers OCx
    - 01100 = Timer2 synchronizes or triggers OCx (default)
    - 01011 = Timer1 synchronizes or triggers OCx
    - 01010 = PTGOx synchronizes or triggers OCx⁽³⁾
    - 01001 = Reserved
    - 01000 = Reserved
    - 00111 = Reserved
    - 00110 = Reserved
    - 00101 = Reserved
    - 00100 = OC4 module synchronizes or triggers  $OCx^{(1,2)}$
    - 00011 = OC3 module synchronizes or triggers  $OCx^{(1,2)}$
    - $00010 = OC2 \text{ module synchronizes or triggers } OCx^{(1,2)}$
    - 00001 = OC1 module synchronizes or triggers  $OCx^{(1,2)}$
    - 00000 = No Sync or trigger source for OCx
- Note 1: Do not use the OCx module as its own Synchronization or Trigger source.
  - **2:** When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a Trigger source, the OCy module must be unselected as a Trigger source prior to disabling it.
  - 3: Each Output Compare x module (OCx) has one PTG Trigger/Synchronization source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information (PTGO0 = OC1, PTGO1 = OC2, PTGO2 = OC3, PTGO3 = OC4).

# 16.0 HIGH-SPEED PWM MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (www.microchip.com/DS70645) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device supports a dedicated Pulse-Width Modulation (PWM) module with up to six outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM Generators
- Two PWM Outputs per PWM Generator
- Individual Period and Duty Cycle for Each PWM Pair
- Duty Cycle, Dead Time, Phase Shift and Frequency Resolution of Tcy/2 (7.14 ns at Fcy = 70 MHz)
- Independent Fault and Current-Limit Inputs for Six PWM Outputs
- Redundant Output
- Center-Aligned PWM mode
- Output Override Control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for Input Clock
- PWMxL and PWMxH Output Pin Swapping
- Independent PWM Frequency, Duty Cycle and Phase-Shift Changes for Each PWM Generator
- Dead-Time Compensation
- Enhanced Leading-Edge Blanking (LEB) Functionality
- Frequency Resolution Enhancement
- PWM Capture Functionality

**Note:** In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 7.14 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "Safe" state.

Each PWMx module can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS can synchronize the high-speed PWMx module with an external signal. The SYNCO1 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

# 16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2, which are re-mappable using the PPS feature; FLT3 and FLT32, which have been implemented with Class B safety features and are available on a fixed pin on the dsPIC33EDV64MC205 device.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

## 16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD[1:0] bits (FCLCONx[1:0]), regardless of the state of FLT32.

## 16.1.2 WRITE-PROTECTED REGISTERS


On the dsPIC33EDV64MC205 device, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FOSCSEL[6]). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring, PWMLOCK = 0. To gain write access to these locked registers, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.


#### EXAMPLE 16-1: PWMx WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

; FLT32 pin must be pulled low externally in order to clear and disable the fault ; Writing to FCLCON1 register requires unlock sequence
<pre>mov #0xabcd, w10 ; Load first unlock key to w10 register mov #0x4321, w11 ; Load second unlock key to w11 register mov #0x0000, w0 ; Load desired value of FCLCON1 register in w0 mov w10, PWMKEY ; Write first unlock key to PWMKEY register mov w11, PWMKEY ; Write second unlock key to PWMKEY register mov w0, FCLCON1 ; Write desired value to FCLCON1 register</pre>
; Set PWM ownership and polarity using the IOCON1 register ; Writing to IOCON1 register requires unlock sequence
<pre>mov #0xabcd, w10 ; Load first unlock key to w10 register mov #0x4321, w11 ; Load second unlock key to w11 register mov #0xF000, w0 ; Load desired value of IOCON1 register in w0 mov w10, PWMKEY ; Write first unlock key to PWMKEY register mov w11, PWMKEY ; Write second unlock key to PWMKEY register mov w0, IOCON1 ; Write desired value to IOCON1 register</pre>

# dsPIC33EDV64MC205



# dsPIC33EDV64MC205



# 16.2 PWM Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

## 16.2.1 KEY RESOURCES

- "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

# 16.3 PWMx Control Registers

#### REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HC/HS-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7 bit 0							

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	PTEN: PWMx Module Enable bit
	1 = PWMx module is enabled
	0 = PWMx module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	PTSIDL: PWMx Time Base Stop in Idle Mode bit
	<ul> <li>1 = PWMx time base halts in CPU Idle mode</li> <li>0 = PWMx time base runs in CPU Idle mode</li> </ul>
bit 12	SESTAT: Special Event Interrupt Status bit
	<ul> <li>1 = Special event interrupt is pending</li> <li>0 = Special event interrupt is not pending</li> </ul>
bit 11	SEIEN: Special Event Interrupt Enable bit
	1 = Special event interrupt is enabled
	0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	<ul> <li>1 = Active Period register is updated immediately</li> <li>0 = Active Period register updates occur on PWMx cycle boundaries</li> </ul>
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCI1/SYNCO1 polarity is inverted (active-low) 0 = SYNCI1/SYNCO1 are active-high
bit 8	SYNCOEN: Primary Time Base Sync Enable bit ⁽¹⁾
	1 = SYNCO1 output is enabled
	0 = SYNCO1 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾
	1 = External synchronization of primary time base is enabled
	0 = External synchronization of primary time base is disabled
Note 1:	These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of

the external synchronization input signal.

2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

## REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

bit 6-4	SYNCSRC[2:0]: Synchronous Source Selection bits ⁽¹⁾ 111 = Reserved • • 100 = Reserved 011 = PTGO17 ⁽²⁾ 010 = PTGO16 ⁽²⁾ 001 = Reserved 000 = SYNCI1 input from PPS
bit 3-0	<pre>SEVTPS[3:0]: PWMx Special Event Trigger Output Postscaler Select bits⁽¹⁾ 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event</pre>

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.
  - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

## REGISTER 16-2: PTCON2: PWMx PRIMARY SERVER CLOCK DIVIDER SELECT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		_	_	_	_	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	—	_	—	—	PCLKDIV[2:0] ⁽¹⁾			
bit 7			•			bit 0		
Legend:								
$D = D_{aa} d_{a} b   a b it$ $W = W ritab   a b it$			hit.	$L_{\rm r} = L_{\rm r}$				

Logona.				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV[2:0]: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved 110 = Divide-by-64 101 = Divide-by-32 100 = Divide-by-16 011 = Divide-by-8 010 = Divide-by-4 001 = Divide-by-2 000 = Divide-by-1, maxim

000 = Divide-by-1, maximum PWMx timing resolution (power-on default)

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

#### REGISTER 16-3: PTPER: PWMx PRIMARY TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R[15:8]			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTP	ER[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-0 **PTPER[15:0]:** Primary Master Time Base (PMTMR) Period Value bits

#### REGISTER 16-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SEVT	CMP[15:8]				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SEVT	CMP[7:0]				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cle		'0' = Bit is clea	ared	x = Bit is unkr	nown			

bit 15-0 SEVTCMP[15:0]: Special Event Compare Count Value bits

R/W-0         U-0         U-0         U-0         U-0         R/W-0         R/W-0           CHPCLKEN         —         —         —         —         CHOPCLK[9:8]           bit 15         bit 15         bit 8           R/W-0         R/W-0								
bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHOPCLK[7:0] bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 CHPCLKEN: Enable Chop Clock Generator bit 1 = Chop clock generator is enabled 0 = Chop clock generator is disabled bit 14-10 Unimplemented: Read as '0' bit 9-0 CHOPCLK[9:0]: Chop Clock Divider bits The frequency of the chop clock signal is given by the following expression:	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         CHOPCLK[7:0]         bit 7       bit 0         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit       1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'       bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:	CHPCLKEN	—	—	—	—	—	CHOPO	CLK[9:8]
CHOPCLK[7:0]         bit 7         bit 0         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       o = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:	bit 15							bit 8
CHOPCLK[7:0]         bit 7         bit 0         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       o = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:								
bit 7       bit 0         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit       1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'       bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:       Chop clock signal is given by the following expression:	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:				CHOP	CLK[7:0]			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:	bit 7							bit 0
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:								
-n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       CHPCLKEN: Enable Chop Clock Generator bit         1 = Chop clock generator is enabled       0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:	Legend:							
bit 15 CHPCLKEN: Enable Chop Clock Generator bit 1 = Chop clock generator is enabled 0 = Chop clock generator is disabled bit 14-10 Unimplemented: Read as '0' bit 9-0 CHOPCLK[9:0]: Chop Clock Divider bits The frequency of the chop clock signal is given by the following expression:	R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read a	as '0'	
1 = Chop clock generator is enabled         0 = Chop clock generator is disabled         bit 14-10       Unimplemented: Read as '0'         bit 9-0       CHOPCLK[9:0]: Chop Clock Divider bits         The frequency of the chop clock signal is given by the following expression:	-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
Chop Frequency = (FP/PCLKDIV[2:0])/(CHOPCLK[9:0] + 1)	bit 14-10	1 = Chop cloo 0 = Chop cloo Unimplemen CHOPCLK[9 The frequenc	ck generator is ck generator is ited: Read as :0]: Chop Cloc y of the chop c	enabled disabled 0' k Divider bits clock signal is g	given by the fol		on:	
		Chop Freque	ncy = (FP/PCL	KDIV[2:0])/(CF	HOPCLK[9:0] +	1)		

#### REGISTER 16-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

#### REGISTER 16-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ME	C[7:0]			
bit 7							bit 0
Logondy							
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit,			ented bit, rea	d as '0'			
-n = Value at P	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkı	nown		

bit 15-0 MDC[15:0]: PWMx Master Duty Cycle Value bits

HC/HS-0	HC/HS-0	HC/HS-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹	) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15	<b>.</b>						bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP ⁽³⁾	—	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7							bit
Legend:		HC = Hardware	e Clearable bit	HS = Hardwa	are Settable bit		
R = Readat	ole bit	W = Writable b	it	U = Unimplei	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
			L ::( <b>1</b> )				
bit 15		ult Interrupt Stat	us bit"				
		nterrupt is pending	ina				
		ared by setting F					
bit 14	CLSTAT: Curr	rent-Limit Interru	ıpt Status bit ⁽¹⁾				
		mit interrupt is p					
		it-limit interrupt is ared by setting C					
bit 13		igger Interrupt S					
DIL 15		terrupt is pendin					
		interrupt is pen					
	This bit is clea	ared by setting T	RGIEN = 0.				
bit 12	FLTIEN: Faul	t Interrupt Enabl	e bit				
		rrupt is enabled rrupt is disabled	and the FLTST	AT bit is cleare	d		
bit 11		nt-Limit Interrup					
		mit interrupt is e					
		mit interrupt is di		CLSTAT bit is	cleared		
bit 10	-	ger Interrupt En					
		event generates vent interrupts ar			hit is cleared		
bit 9		dent Time Base			bit is cleared		
DIL 9		register provides		iod for this PW	Maenerator		
		egister provides					
bit 8	MDCS: Maste	er Duty Cycle Re	gister Select b	it ⁽²⁾			
	•	ster provides du			•		
	0 = PDCx reg	ister provides du	uty cycle inform	nation for this P	WM generator		
	Software must cle	•		•	•	t in the interrup	t controller.
	These bits should	-		•			
	DTC[1:0] = 11 for			-			
	The Independent CAM bit is ignored	•	= 1) mode mus	st be enabled to	o use Center-A	ligned mode. If	ITB = 0, the
	To operate in Exte		et mode, the I⊺	TB bit must be	1' and the CLN	/IOD bit in the F	CLCONx

# REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

#### REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-0	6	DTC[1:0]: Dead-Time Control bits
		11 = Dead-Time Compensation mode
		10 = Dead-time function is disabled
		01 = Negative dead time is actively applied for Complementary Output mode
		00 = Positive dead time is actively applied for all Output modes
bit 5		<b>DTCP</b> : Dead-Time Compensation Polarity bit ⁽³⁾
		When Set to '1':
		If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened.
		If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.
		When Set to '0':
		If DTCMPx = 0, PWMxH is shortened and PWMxL is lengthened.
		If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened.
bit 4		Unimplemented: Read as '0'
bit 3		MTBS: Master Time Base Select bit
		1 = PWM generator uses the secondary master time base for synchronization and as the clock source
		for the PWM generation logic (if secondary time base is available)
		0 = PWM generator uses the primary master time base for synchronization and as the clock source for
		the PWM generation logic
bit 2		CAM: Center-Aligned Mode Enable bit ^(2,4)
		1 = Center-Aligned mode is enabled
		0 = Edge-Aligned mode is enabled
bit 1		XPRES: External PWMx Reset Control bit ⁽⁵⁾
		1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
		0 = External pins do not affect the PWMx time base
bit 0		IUE: Immediate Update Enable bit ⁽²⁾
		1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate
		0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the
		PWMx period boundary
Note	1:	Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
	2:	These bits should not be changed after the PWMx is enabled (PTEN = 1).

- **3:** DTC[1:0] = 11 for DTCP to be effective; otherwise, DTCP is ignored.
- 4: The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- **5:** To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

#### REGISTER 16-8: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	x[15:8]				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDO	Cx[7:0]				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			

bit 15-0 **PDCx[15:0]:** PWMx Generator # Duty Cycle Value bits

#### REGISTER 16-9: PHASEx: PWMx PRIMARY PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PHAS	Ex[15:8]				
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		PHA	SEx[7:0]				
						bit 0	
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	R/W-0	R/W-0 R/W-0	PHAS R/W-0 R/W-0 R/W-0 PHAS Dit W = Writable bit	PHASEx[15:8]           R/W-0         R/W-0           PHASEx[7:0]           Dit         W = Writable bit	PHASEx[15:8]           R/W-0         R/W-0         R/W-0           PHASEx[7:0]         PHASEx[7:0]	PHASEx[15:8]           R/W-0         R/W-0         R/W-0         R/W-0           PHASEx[7:0]         PHASEx[7:0]         Dit         W = Writable bit         U = Unimplemented bit, read as '0'	

bit 15-0 PHASEx[15:0]: PWMx Phase-Shift Value or Independent Time Base Period for the PWM Generator bits

- Note 1: If ITB (PWMCONx[9]) = 0, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD[1:0] (IOCONx[11:10]) = 00, 01 or 10), PHASEx[15:0] = Phase-shift value for the PWMxH and PWMxL outputs.
  - If ITB (PWMCONx[9]) = 1, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD[1:0] (IOCONx[11:10]) = 00, 01 or 10), PHASEx[15:0] = Independent time base period value for PWMxH and PWMxL.

# REGISTER 16-10: DTRx: PWMx DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—		DTRx[13:8]							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			DTF	Rx[7:0]						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx[13:0]: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits


#### REGISTER 16-11: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_		ALTDTRx[13:8]							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ALTD	TRx[7:0]						
bit 7							bit (			
Legend:										
R = Readable bit		W = Writable I	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx[13:0]: Unsigned 14-Bit Alternate Dead-Time Value for PWMx Dead-Time Unit bits

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
	TR	GDIV[3:0]		—	_	—	—				
bit 15							bit				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
0-0	0-0	R/W-0	R/W-0		R/W-0 RT[5:0] ⁽¹⁾	R/W-U	R/W-U				
	_			IRGST	KT[5:0] ⁽¹⁾		L 14				
bit 7							bit				
Legend:											
R = Readal	ole bit	W = Writable b	pit	U = Unimplem	ented bit, read	as '0'					
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own				
bit 15-12	TRGDIV[3:	:0]: Trigger # Out	put Divider bits	6							
	1111 = Trigger output for every 16th trigger event										
	1110 = Trigger output for every 15th trigger event										
		gger output for ev									
	1100 = Trigger output for every 13th trigger event										
	1011 = Trigger output for every 12th trigger event										
		gger output for ev									
		gger output for ev									
		gger output for ev									
	0111 = Trigger output for every 8th trigger event										
	0110 = Trigger output for every 7th trigger event										
	0101 = Trigger output for every 6th trigger event										
	0100 = Trigger output for every 5th trigger event										
		0011 = Trigger output for every 4th trigger event									
	0010 = Trigger output for every 3rd trigger event										
	0001 = Trigger output for every 2nd trigger event 0000 = Trigger output for every trigger event										
bit 11-6	-	ented: Read as '									
	-			nahla Calaathit	- ( <b>1</b> )						
bit 5-0	-	[5:0]: Trigger Pos									
	111111 =	Waits 63 PWM cy	ycles before ge	enerating the firs	t trigger event a	after the module	e is enabled				
	•										
	•										
	•	Waits 2 PWM cyc	oles before con	erating the first	trigger event of	ter the module i	is anablad				
	000010 - 1										
		Waits 1 PWM cyc									



R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	I PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL
bit 15				1			bit
R/W-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVRDA	T1 OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP ⁽³⁾	OSYNC ⁽⁴⁾
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
			• • • • •				
bit 15		IxH Output Pin	•				
		odule controls					
bit 14		xL Output Pin (		1			
		iodule controls		n			
		odule controls t					
bit 13	POLH: PWM	IxH Output Pin	Polarity bit				
	1 = PWMxH	pin is active-lov	N				
	0 = PWMxH	pin is active-hi	gh				
bit 12		xL Output Pin I	•				
		oin is active-lov					
	•	oin is active-hig					
bit 11-10		PWMx I/O Pin	Mode bits(")				
		ed; do not use I/O pin pair is ir	the Push-Pul	l Output mode			
		I/O pin pair is ir		•			
	00 = PWMx I	I/O pin pair is ir	n the Complem	entary Output	mode		
bit 9	OVRENH: O	verride Enable	for PWMxH Pi	in bit			
		[1] controls the enerator contro					
bit 8	C C	verride Enable					
	1 = OVRDAT	[0] controls the	output on the	PWMxL pin			
	0 = PWMx ge	enerator contro	Is the PWMxL	pin			
bit 7-6	OVRDAT[1:0	<b>)]:</b> Data for PW	MxH, PWMxL	Pins if Overrid	le is Enabled bi	s	
		= 1, PWMxH is : 1, PWMxL is c			by OVRDAT[1]. y OVRDAT[0].		
bit 5-4	FLTDAT[1:0]	: Data for PW	/IxH and PWM	xL Pins if FLT	MOD[1:0] are E	nabled bits	
		ive, PWMxH is ive, PWMxL is		•			
Note 1:	These bits should	not be change	d after the PW	Mx module is	enabled (PTEN	= 1).	
2:	If the PWMLOCK the unlock sequer	Configuration b	oit (FOSCSEL[		•		written after
3:	The OSYNC bit (IC the SWAP function	OCON[0]) must	t be set to '1' p				
	occur.						

#### REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

4: In Edge-aligned mode, output overrides are updated when the local time base is equal to zero. In Center-aligned mode, output overrides are updated when the local time base matches the PHASEx register.

# REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 3-2 **CLDAT[1:0]:** Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current-limit is active, PWMxH is driven to the state specified by CLDAT[1]. If current-limit is active, PWMxL is driven to the state specified by CLDAT[0].
- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit⁽³⁾
  - 1 = PWMxH output signal is connected to the PWMxL pins; PWMxL output signal is connected to the PWMxH pins
  - 0 = PWMxH and PWMxL pins are mapped to their respective pins

bit 0 **OSYNC:** Output Override Synchronization bit⁽⁴⁾ 1 = Output overrides via the OVRDAT[1:0] bits are synchronized to the PWMx timebase 0 = Output overrides via the OVDDAT[1:0] bits occur on the next CPU clock boundary

- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
  - 2: If the PWMLOCK Configuration bit (FOSCSEL[6]) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
  - **3:** The OSYNC bit (IOCON[0]) must be set to '1' prior to changing the state of the SWAP bit (IOCON[1]), else the SWAP function will attempt to occur in the middle of the PWM cycle and unpredictable results may occur.
  - 4: In Edge-aligned mode, output overrides are updated when the local time base is equal to zero. In Center-aligned mode, output overrides are updated when the local time base matches the PHASEx register.

#### REGISTER 16-14: TRIGx: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCM	1P[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP[7:0]			
bit 7							bit C

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **TRGCMP[15:0]:** Trigger Control Value bits

When the primary PWMx functions in the local time base, this register contains the compare values that can trigger the ADC module.

# dsPIC33EDV64MC205

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽²⁾	CLMOD
bit 15							bit
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL ⁽²⁾	FLTMOD1	FLTMOD0
bit 7							bit
Legend:							
R = Readable	- hit	W = Writable	hit	II = I Inimpler	nented bit, read	as '0'	
-n = Value at		'1' = Bit is set	DIL	'0' = Bit is cle		x = Bit is unkr	
	TOR						IOWIT
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-10	-			Source Select	for PWM Gene	erator # bits	
	11111 = Fau						
	11110 <b>= Res</b>						
	•						
	•						
•							
	01100 = Reserved 01011 = Comparator 4						
		Amp/Comparat	or 3				
		Amp/Comparat					
		Amp/Comparat	or 1				
	00111 <b>= Res</b>						
		arvad					
	00110 = Res						
	00101 <b>= Res</b>	erved					
		erved erved					
	00101 <b>= Res</b> 00100 <b>= Res</b>	erved erved It 4					
	00101 = Res 00100 = Res 00011 = Fau 00010 = Fau 00001 = Fau	erved erved It 4 It 3 It 2					
	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul	erved erved It 4 It 3 It 2 It 1 <b>(default)</b>			n		
bit 9	00101 = Res 00100 = Res 00011 = Fau 00010 = Fau 00001 = Fau 00000 = Fau	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polar	•		2)		
bit 9	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The select	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polari ted current-lim	it source is ac	tive-low	2)		
	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The selec 0 = The selec	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polar eted current-lim ted current-lim	it source is ac it source is ac	tive-low tive-high			
	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The selec 0 = The selec <b>CLMOD:</b> Cur	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polar ted current-lim ted current-lim rent-Limit Mode	it source is ac it source is ac e Enable for P	tive-low tive-high			
	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The select 0 = The select <b>CLMOD:</b> Curr 1 = Current-L	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polar eted current-lim ted current-lim	it source is ac it source is ac e Enable for P nabled	tive-low tive-high			
	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The select 0 = The select <b>CLMOD:</b> Curr 1 = Current-L 0 = Current-L	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polari ted current-lim ted ted ted ted ted ted ted ted ted ted	it source is ac it source is ac e Enable for P nabled sabled it (FOSCSEL[	tive-low tive-high WM Generatoi	- # bit	ster can only be	e written afte
bit 8 Note 1: If f	00101 = Res 00100 = Res 00011 = Faul 00010 = Faul 00001 = Faul 00000 = Faul <b>CLPOL:</b> Curr 1 = The select 0 = The select <b>CLMOD:</b> Curr 1 = Current-L 0 = Current-L	erved erved It 4 It 3 It 2 It 1 <b>(default)</b> ent-Limit Polari- ted current-lim rent-Limit Mode imit mode is er imit mode is dis Configuration b ce has been ex	it source is ac it source is ac e Enable for P nabled sabled it (FOSCSEL[ kecuted.	tive-low tive-high WM Generator 6]) is a '1', the	- # bit FCLCONx regi	-	

# REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

# REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 7-3	FLTSRC[4:0]: Fault Control Signal Source Select for PWM Generator # bits
	11111 = Fault 32 (default)
	11110 = Reserved
	•
	•
	•
	01100 = Reserved
	01011 = Comparator 4
	01010 = Op Amp/Comparator 3
	01001 = Op Amp/Comparator 2
	01000 = Op Amp/Comparator 1
	00111 = Reserved
	00110 = Reserved
	00101 = Reserved
	00100 = Reserved
	00011 = Fault 4 00010 = Fault 3
	00001 = Fault 2
	00000 = Fault 1
bit 2	<b>FLTPOL:</b> Fault Polarity for PWM Generator # bit ⁽²⁾
	1 = The selected Fault source is active-low
	0 = The selected Fault source is active-high
bit 1-0	FLTMOD[1:0]: Fault Mode for PWM Generator # bits
	11 = Fault input is disabled
	10 = Reserved
	01 = The selected Fault source forces the PWMxH. PWMxL pins to FLTDAT values (cvcle)

- 00 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** If the PWMLOCK Configuration bit (FOSCSEL[6]) is a '1', the FCLCONx register can only be written after the unlock sequence has been executed.
  - 2: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

# dsPIC33EDV64MC205

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN		—
bit 15	ł				1		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	PHR: PWMx	H Rising Edge	Trigger Enab	le bit			
					Blanking count	er	
	0 = Leading-	Edge Blanking	ignores the ri	sing edge of P\	VMxH		
bit 14		H Falling Edge					
	0	dge of PWMxH Edge Blanking	00	0 0	e Blanking count	er	
bit 13	-	L Rising Edge	-	• •			
					Blanking counte	<u>ə</u> r	
	Ų	Edge Blanking	00	0 0	0		
bit 12	PLF: PWMx	L Falling Edge ⁻	Frigger Enabl	e bit			
	Ų	0	00	0 0	Blanking counter	er	
	-	Edge Blanking	-	• •			
bit 11		Fault Input Lea		-			
	•	Edge Blanking Edge Blanking	•••				
bit 10	-	Current-Limit Le			-		
		Edge Blanking		-			
	0 = Leading-	Edge Blanking	is not applied	I to the selected	l current-limit inp	out	
bit 9-6		nted: Read as '					
bit 5		ng in Selected I		•			
		anking (of currei kina when selec			nals) when seled	ted blanking s	ignal is high
bit 4		ng in Selected E	5	5 5			
					nals) when seled	ted blanking s	ignal is low
		king when selec				lou slanning o	ignal lo lo l
bit 3	BPHH: Blan	king in PWMxH	High Enable	bit			
		anking (of curren king when PWM			nals) when PWN	1xH output is h	igh
bit 2	BPHL: Blank	king in PWMxH	Low Enable I	bit			
		anking (of curren king when PWM			nals) when PWN	1xH output is lo	W
bit 1	BPLH: Blank	king in PWMxL	High Enable l	bit			
		anking (of curren king when PWM			nals) when PWM	1xL output is hi	gh
bit 0	BPLL: Blank	king in PWMxL I	_ow Enable b	it			
		anking (of curren king when PWM			nals) when PWM	1xL output is lo	W

# REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

#### REGISTER 16-17: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—		LEB	5[11:8]	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LEI	3[7:0]			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB[11:0]: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
		_			BLANKS	EL[3:0]				
bit 15							bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN			
bit 7							bit			
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15-12	Unimpleme	nted: Read as '	כי							
bit 11-8	BLANKSEL	[3:0]: PWMx Sta	ate Blank Sour	ce Select bits						
		d state blank sig			and/or Fault in	out signals (if er	nabled via th			
		CL bits in the LEI	BCONx registe	er).						
	1001 = Reserved									
	•									
	•									
	0100 <b>= Res</b>	erved								
		0100 = Reserved 0011 = PWM3H is selected as the state blank source								
	0010 <b>= PWI</b>	M2H is selected	as the state bl	ank source						
		M1H is selected	as the state bl	ank source						
	0000 <b>= No</b> s	state blanking								
bit 7-6	Unimpleme	nted: Read as '	כי							
bit 5-2	CHOPSEL[	3:0]: PWMx Cho	p Clock Sourc	e Select bits						
	The selected signal will enable and disable (CHOP) the selected PWMx outputs.									
	1001 <b>= Res</b>	arvad								
	1001 100	civeu								
	•	cived								
	•									
	• •									
	• • 0100 = Res	erved	as the chon cl	ock source						
	• • 0100 = Res 0011 = PWI	erved V3H is selected								
	• 0100 = Res 0011 = PWI 0010 = PWI	erved M3H is selected M2H is selected	as the chop cl	ock source						
	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI	erved V3H is selected	as the chop cl as the chop cl	ock source ock source	k source					
bit 1	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI 0000 = Cho	erved V3H is selected V2H is selected V1H is selected	as the chop cl as the chop cl or is selected a	ock source ock source is the chop cloc	k source					
bit 1	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI 0000 = Cho CHOPHEN:	erved M3H is selected M2H is selected M1H is selected p clock generato	as the chop cl as the chop cl or is selected a Chopping Ena	ock source ock source is the chop cloc	k source					
bit 1	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI 0000 = Cho CHOPHEN: 1 = PWMxH	erved M3H is selected M2H is selected M1H is selected p clock generato PWMxH Output	as the chop cl as the chop cl or is selected a Chopping Ena on is enabled	ock source ock source is the chop cloc	k source					
bit 1 bit 0	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI 0000 = Cho CHOPHEN: 1 = PWMxH 0 = PWMxH	erved M3H is selected M2H is selected M1H is selected p clock generato PWMxH Output chopping functi	as the chop cl as the chop cl or is selected a Chopping Ena on is enabled on is disabled	ock source ock source is the chop cloc able bit	k source					
	• 0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI 0000 = Cho CHOPHEN: 1 = PWMxH 0 = PWMxH CHOPLEN:	erved W3H is selected W2H is selected W1H is selected p clock generato PWMxH Output chopping functi chopping functi	as the chop cl as the chop cl or is selected a Chopping Ena on is enabled on is disabled Chopping Ena	ock source ock source is the chop cloc able bit	k source					

#### REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

# 17.0 MOSFET GATE DRIVER MODULE


#### 17.1 Functional Overview

The MOSFET Gate Driver module (MOSFET Driver module) incorporates a number of functions, that when paired with the host dsPIC[®] DSC, provides a single chip solution for controlling low-voltage motors. The MOSFET Driver module includes:

- · Bias Generator:
  - +12V Low-Dropout (LDO) Linear Regulator
  - Charge Pump
  - +3.3V @ 70 mA LDO can be used to power the host dsPIC DSC
  - Input supply and temperature supervisor

- Motor Control Unit:
  - External drive for a three-phase bridge with NMOS/NMOS MOSFET pairs
- Communication Port:
  - Half-duplex UART with internal connection to the host dsPIC DSC


Figure 17-1 depicts the functional block diagram of the MOSFET Driver module and Figure 17-2 depicts a typical application circuit.



# FIGURE 17-1: FUNCTIONAL BLOCK DIAGRAM – MOSFET DRIVER MODULE



#### **FIGURE 17-2:** MOSFET DRIVER MODULE – TYPICAL MOTOR CONTROL APPLICATION CIRCUIT



dsPIC33EDV64MC205

# 17.2 Communications Port (DE2)

Open-drain communications node. The DE2 communications is a half-duplex, 9600 baud, 8-bit, no parity communications link. The open-drain DE2 pin must be pulled high by an external pull-up resistor. The pin has a minimum drive capability of 1 mA with a VDE2 of  $\leq$ 50 mV when driving low.

# 17.3 Low-Side PWM Inputs (PWMAL, PWMBL, PWMCL)

Digital PWM Inputs for low-side driver control. Each input has a 47 k $\Omega$  pull-down to ground. The PWM signals may contain dead-time timing or the system may use the CFG2 Configuration register to set the dead time.

#### 17.4 High-Side PWM Inputs (PWMAH, PWMBH, PWMCH)

Digital PWM Inputs for high-side driver control. Each input has a 47 k $\Omega$  pull-down to ground. The PWM signals may contain dead-time timing or the system may use the CFG2 Configuration register to set the dead time.

# 17.5 Output Enable (OE) Input

The Output Enable Input pin is used to enable/disable the output driver and the on-board functions. When OE is high, all device functions are enabled. When OE is low, the device operates in Standby or Sleep mode. When Standby mode is active, the VBOOT output supply and charge pump are disabled. The high-side and low-side gate drive outputs are all set to a Low state within 100 ns of OE going low. The device transitions to Standby or Sleep mode, 1 ms after OE goes low.

The OE pin may be used to clear any hardware Faults. When a Fault occurs, the OE input may be used to clear the Fault by setting the pin low and then high again. The Fault is cleared by the rising edge of the OE signal if the hardware Fault is no longer active.

The OE pin is used to enable Sleep mode when the SLEEP bit in the CFG0 Configuration register is set to a '1'. OE must be low for a minimum of 1 ms before the transition to Standby or Sleep mode will occur. This allows time for OE to be toggled, to clear any Faults, without going into Sleep mode.

The OE pin has an internal 47 k $\Omega$  pull-down to ground.

# 17.6 Fault Output (FAULT)

FAULT Output pin. The latched open-drain output will go low while a Fault is active. Table 17-4 shows the Faults that cause the FAULT pin to go low. The pin will stay low until the Fault is inactive and the OE pin is toggled, from low-to-high, to clear the internal Fault latch.

The  $\overline{FAULT}$  pin is able to sink 1 mA of current while maintaining less than a 50 mV drop across the output.

The FAULT pin will also be active (low) upon initial power-up until the state machine completes the VREG state. This may be used to signal an external host that the driver is ready.

# 17.7 Wake Input (WAKE)

The WAKE pin has an internal 47  $k\Omega$  pull-down to ground.

The device will awaken from Sleep mode, on the rising edge of the WAKE pin, after detecting a Low state lasting > tWAIT_SETUP on the pin. The WAKE pin is capable of operating at voltage levels up to HVDD.

#### 17.8 Motor Phase Inputs (PHA, PHB, PHC)

Phase signals from the motor. These signals provide high-side N-channel MOSFET driver bias reference and Back EMF sense input. The phase signals are also used with the bootstrap capacitors to provide a high-side gate drive via the VBx inputs.

#### 17.9 High-Side N-MOSFET Gate Driver Outputs (HSA, HSB, HSC)

High-Side N-Channel MOSFET Gate Drive signal. Connect to the gate of the external MOSFETs. A resistor and gate-to-source capacitor may be used between these pins and the MOSFET gates to limit phase node slew rate and MOSFET current.

# 17.10 Bootstrap Inputs (VBA, VBB, VBC)

High-side MOSFET driver bias. Connect these pins between the bootstrap charge pump diode cathode and the bootstrap charge pump capacitor. The VBOOT output is used to provide the bootstrap supply voltage at the diode anodes. The phase signals are connected to the other side of the bootstrap charge pump capacitors. The bootstrap capacitors charge to VBOOT when the phase signals are pulled low by the low-side drivers. When the low-side drivers turn off and the high-side drivers turn on, the phase signal is pulled to HVDD, causing the bootstrap voltage to rise to HVDD + 12V.

# 17.11 Low-Side N-MOSFET Gate Driver Outputs (LSA, LSB, LSC)

Low-Side N-Channel MOSFET Drive signal. Connect to the gate of the external MOSFETs. A resistor and gateto-source capacitor may be used between these pins and the MOSFET gates to limit current and slew rate.

# 17.12 Bootstrap Supply (VBOOT)

Bootstrap Supply voltage regulator output. The VBOOT regulator output may be used to power external devices, such as Hall effect sensors or amplifiers. The regulator output requires an output capacitor for stability. The positive side of the output capacitor should be physically located as close to the VBOOT pin as is practical. A minimum capacitance of 4.7  $\mu$ F is required to ensure stable operation of the VBOOT circuit. Larger capacitances may be used to increase transient performance. The VBOOT regulator is supplied by the internal charge pump when the charge pump is active. When the charge pump is inactive, the VBOOT regulator is supplied by HVDD.

The type of capacitor used may be ceramic, tantalum or aluminum electrolytic. The low-ESR characteristics of the ceramic will yield better noise and PSRR performance at high frequency.

# 17.13 +3.3V (VREG)

The VREG LDO may be used to power external devices, such as Hall effect sensors, amplifiers or host processors. The VREG LDO is enabled when the device is not in Sleep mode. The LDO requires an output capacitor for stability. The positive side of the output capacitor should be physically located as close to the VREG pin as is practical. For most applications, a minimum 4.7  $\mu$ F of capacitance will ensure stable operation of the LDO circuit. Larger capacitances may be used to increase transient performance.

The type of capacitor used may be ceramic, tantalum or aluminum electrolytic. The low-ESR characteristics of the ceramic will yield better noise and PSRR performance at high frequency.

# 17.14 Power Supply Input (HVDD)

Connect HVDD to the main supply voltage. This voltage should be the same as the motor voltage. The driver overcurrent features is relative to the HVDD pin. When the HVDD voltage is separate from the motor voltage, the overcurrent protection feature may not be available.

The HVDD voltage must not exceed the maximum operating limits of the device. Connect a bulk capacitor close to this pin for good load step performance and transient protection. The actual capacitance should be equal to or larger than the sum of the capacitors attached to the driver supply outputs. The attached capacitors are the VREG, VBOOT and VBx (three bootstrap capacitors), and the charge pump capacitances.

#### EQUATION 17-1: HVDD BULK CAPACITOR CALCULATION

 $CHV_{DD} \ge CV_{REG} + CV_{BOOT} + (3 \times CV_{BX}) + C_{CAPx}$ 

The type of capacitor used may be ceramic, tantalum or aluminum electrolytic. The low-ESR characteristics of the ceramic will yield lower voltage drop, better noise and PSRR performance at high frequency.

# 17.15 Charge Pump Flying Capacitor (CAP1, CAP2)


Charge pump flying capacitor connection. Connect the charge pump capacitor across these two pins. The Charge Pump Flying Capacitor, CCP, supplies the power for the VBOOT voltage regulator when the charge pump is active.

A Schottky diode between CAP1 pin and HVss is recommended to ensure that CAP1 pin absolute minimum voltage spec of -0.3V is maintained.


### 17.16 State Diagrams

17.16.1 DE2 RECEIVE AND AUTO-BAUD SEQUENCE

#### FIGURE 17-3: DE2 DATA RECEPTION AND AUTO-BAUD RATE SEQUENCE (PART 1)



#### FIGURE 17-4: DE2 DATA RECEPTION AND AUTO-BAUD RATE SEQUENCE (PART 2)



# 17.17 Bias Generator

The internal bias generator controls several voltage rails. Two fixed output Low-Dropout linear regulators, internal bias supply LDOs and a charge pump are controlled through the bias generator. In addition, the bias generator performs supervisory functions.

#### 17.17.1 CHARGE PUMP

An unregulated charge pump is utilized to boost the input to the VBOOT voltage regulator during low input supply voltage conditions. When the HVDD supply voltage drops below the CPSTART voltage, the charge pump is activated. When activated, 2 x HVDD is presented to the input of the VBOOT regulator. The charge pump is capable of maintaining a VBOOT output of +9V @ 15 mA for a HVDD supply voltage of 5.25V to 7V. The charge pump is capable of maintaining a VBOOT output of +12V @ 20 mA for a supply input voltage of 7V to 13.5V. The charge pump is disabled and bypassed at HVDD voltages above 13.5V, allowing an output voltage of +12V @ 30 mA.

The charge pump requires a capacitor between pins, CAP1 and CAP2. The typical Charge Pump Flying Capacitor, CCP, is a 0.1  $\mu$ F to 1.0  $\mu$ F ceramic capacitor.

#### 17.17.2 VBOOT VOLTAGE REGULATOR

The VBOOT voltage regulator rail is used to supply bias voltage for the integrated three-phase power MOSFET bridge drivers.

The regulator is capable of supplying 30 mA of external load current. The regulator has a minimum overcurrent limit of 40 mA.

The regulator gets its power from the integrated charge pump. When operating at supply voltages (HVDD) that are above +13.5V, the integrated charge pump will be disabled and the HVDD supply will power the VBOOT voltage regulator. The VBOOT regulator output may be lower than the designed voltage, while operating in the HVDD range of +12.5V to +13.0V, due to the dropout voltage of the regulator.

The VBOOT regulator requires an output capacitor, connected from VBOOT to GND, to stabilize the internal control loop and to sustain the bootstrap capacitor energy. A minimum of 4.7  $\mu$ F ceramic output capacitance is required for the VBOOT voltage regulator output; 10  $\mu$ F is recommended when switching large MOSFET gate loads. The output capacitor forces a time delay between setting the OE pin high (to transition from Standby mode to Active mode) and the VBOOT regulator voltage output rising above the voltage required to set an internal VBootReady flag. The PWM inputs must not be activated while the VBOOT output is charging the output capacitors to the VBootReady voltage (typically 6.0V). The time required before allowing the PWM inputs to become active, after setting OE high to transition from Standby mode to Active mode, is dependent on output capacitance, any extra loads and supply voltage ramp-up time. The user should allow a minimum time of 0.94 ms for the VBOOT output voltage to rise above the VBOOT ready voltage. A voltage of 6V and supply current of 30 mA may be used for this delay estimation. See Equation 17-2.

#### EQUATION 17-2: OE PIN HIGH TO VBOOT READY

 $dt = (C \times dV)/(I)$  $dt = (4.7 \ \mu F \times 6V)/(30 \ mA)$  $dt = 0.94 \ ms$ 

There is a time-out function that allows the state machine to move from VBOOT to active after 15 ms, regardless of the VBOOT ready voltage. This time-out function prevents the driver from hanging up if the VBOOT voltage is overloaded.

There is also a capacitive voltage divider formed by the three bootstrap capacitors and the VBOOT capacitor. The VBOOT capacitor should be selected so that when the VBOOT supply is active and the bootstrap capacitors are charged, the voltage at the bootstrap capacitors will be greater than the driver undervoltage shutdown voltage, 4.5V. For a system with VBOOT = 12V,  $V_{MIN}$  = 4.5V and N = 3 x 1 µF CBOOTSTRAP capacitors charging at the same time, the desired CVBOOT capacitor is 1.8 µF (see Equation 17-3). Since the VBOOT supply requires a 4.7 µF capacitor, a 4.7 µF capacitor should be used. The initial voltage seen by the bootstrap capacitors using a 4.7 µF VBOOT capacitor will be 7.32V. See Equation 17-4.

#### EQUATION 17-3: VBOOT CAPACITOR

$$CV_{BOOT} = \frac{(N \times C_{BOOTSTRAP})}{(V_{BOOT}) \div (V_{MIN}) - 1}$$

# EQUATION 17-4: BOOTSTRAP VOLTAGE

$$V_{BOOTSTRAP} = \frac{(V_{BOOT} \times CV_{BOOT})}{(CV_{BOOT} + N \times C_{BOOTSTRAP})}$$

The VBOOT output is disabled when the driver transitions to Standby or Sleep mode.

Table 17-4 shows the Faults that will also disable theVBOOT voltage regulator.

#### 17.17.3 VREG LOW-DROPOUT (LDO) LINEAR REGULATOR

The 3.3V VREG LDO is used for internal gate control logic and can also be used to power the host dsPIC DSC.

The VREG LDO is capable of supplying 70 mA of external load current. The regulator has a minimum overcurrent limit of 80 mA. When the regulator current exceeds the overcurrent limit, the regulator will enter a True Current and Voltage Foldback mode based upon load impedance. As the load impedance decreases towards zero ohms, the regulator output current and voltage will also decrease until the final foldback current and voltage are attained.

When the regulator output voltage drops below the VREG undervoltage limit, the VREGUVF Undervoltage Fault bit will be set in the STAT1 register. The regulator will remain active during the Fault. Table 17-1 shows the registers and bits associated with Faults.

The VREG LDO will be disabled when the HVDD supply voltage Undervoltage Fault occurs. The VREG LDO will be re-enabled when the conditions in **Section 17.18.1 "Voltage Supervisor"** are met.

A minimum of 4.7  $\mu$ F ceramic output capacitance is required for the VREG LDO; 10  $\mu$ F is recommended to increase transient performance if supplying the host dsPIC DSC.

The VREG LDO is disabled while the system is in Sleep mode. In the case of Sleep mode, the VREG LDO output voltage is held down with a 1 kOhm pull-down resistor.

# 17.18 Supervisor

The bias generator incorporates a voltage supervisor and a temperature supervisor.

#### 17.18.1 VOLTAGE SUPERVISOR

The voltage supervisor protects the MOSFET Gate Driver, external power MOSFETs and the host dsPIC DSC from damage due to overvoltage or undervoltage of the input supply, HVDD.

In the event of an undervoltage condition, HVDD < UVLOACT, or overvoltage condition, HVDD > OVLOACT, or VREG LDO undervoltage condition, VREG < VREGUVFACT, the gate drivers, charge pump and VBOOT regulator are switched off. The bias generator, communication port, operational amplifiers and the remainder of the motor control unit remain active. The Failure state is flagged on the FAULT pin and a DE2 status message is sent.

In the event of a severe undervoltage condition, HVDD < UVSHDNACT, the entire device will shut down except for the minimal circuitry required for a Poweron Reset recovery. A UVSHDN Fault will be set. The VREG output will be turned off and pulled low to create a "clean" shutdown of an attached host processor. The undervoltage shutdown condition is a Latched state. The state machine will be restarted from the Power-on Reset state when either of the following two conditions are met:

- 1. HVDD power is cycled.
- 2. HVDD rises above UVLOINACT (6.0V).

#### 17.18.2 TEMPERATURE SUPERVISOR

An integrated temperature sensor self-protects the device circuitry. If the temperature rises above the Overtemperature Shutdown threshold, all device functions are turned off except for those required to send a DE2 Fault message. A Fault will be generated and a DE2 Fault message will be sent. The functions required to send the DE2 Fault message will then be shut down if pin OE is set to a low level. Active operation resumes when the temperature has cooled down below a set hysteresis value and the Fault has been cleared by toggling the OE pin from a logic low to a logic high.

It is desirable to signal the host dsPIC DSC with a warning message before the overtemperature threshold is reached. When the Thermal Warning Temperature (TWARN) set point is exceeded, the DE2 temperature warning will be sent to the host dsPIC DSC. The warning message has no effect upon driver operation. The host dsPIC DSC may then take appropriate actions to reduce the temperature rise.

# 17.19 Output Enable (OE)

The Output Enable (OE) pin allows the device outputs to be disabled by external control. The Output Enable pin has three modes of operation.

#### 17.19.1 FAULT CLEARING STATE

The OE pin is used to clear any Faults and re-enable the driver. After toggling the OE pin low-to-high, the system requires a minimum time period to re-enable and start up all of the driver blocks. The start-up time is approximately 35  $\mu$ s. The maximum pulse time for the high-low-high transition to clear the Faults should be less than 900  $\mu$ s to prevent the system from transitioning through Standby mode. If the high-low-high transition is longer than 1 ms, the device will start up from the Standby state.

Any Fault status bits that are set will be cleared by the low-to-high transition of the OE pin, if and only if, the Fault condition has ceased to exist. If the Fault condition still exists, the active Fault status bit will remain active. No additional Fault messages will be sent for a Fault that remains active.

#### 17.19.2 STANDBY STATE

Standby state is entered when the OE pin goes low for longer than 1 ms and the SLEEP Configuration bit is inactive. When Standby mode is entered, the following subsystems are disabled:

- High-side gate drives (HSA, HSB, HSC) forced low
- Low-side gate drives (LSA, LSB, LSC) forced low
- VBOOT LDO
- Charge pump
- The VREG LDO and DE2 communications stay active.

# 17.19.3 SLEEP MODE

Sleep mode is entered when both a SLEEP command is sent to the device via DE2 communications and the OE pin is low. The two conditions may occur in any order. The transition to Sleep mode occurs after the last of the two conditions occurs. The SLEEP bit in the CFG0 Configuration register indicates when the device should transition to a low-power mode. The device will operate normally until the OE pin is transitioned low by an external device. At that point in time, the SLEEP bit value determines whether the device transitions to Standby mode or low-power Sleep mode. The Supply Current (ISUP) during Sleep mode will typically be 5 µA. When Sleep mode is activated, most functions will be shut off, including the VREG LDO. Only the Power-on Reset monitor and minimal state machine will remain active to detect a wake-up event. This indicates that the host processor will be shut down if the host is using the VREG LDO regulator for power. The device will stay in the low-power Sleep mode until either of the following conditions is met:

- The WAKE pin transitions high after being in a Low state lasting longer than tWAIT_SETUP
- Power is cycled

The MOSFET Gate Driver is not required to retain configuration data while in Sleep mode. When exiting Sleep mode, the host should send a new configuration message to configure the device if the default configuration values are not desired. The same configuration sequence used during power-up may be used when exiting Sleep mode.

When activated, Sleep mode will always be entered regardless of any active Fault. This allows a transition to Sleep mode when the host is powered by the VREG LDO and the regulator is in an unreliable state. The SLEEP bit in the Configuration register will be ignored at power-up until the system has enabled the  $V_{REG}$  LDO and the VREG LDO has entered regulation.

# 17.20 Faults

# 17.20.1 FAULT PIN OUTPUT (FAULT)

The  $\overline{FAULT}$  pin is used as a Fault indicator. The pin is capable of sinking a minimum of 1 mA of current while maintaining less than 50 mV of voltage across the output. An external pull-up resistor to the logic supply is required.

The open-drain FAULT pin transitions low when a Fault occurs. Table 17-1 lists the Faults that activate the FAULT signal. Warnings do not activate the FAULT signal; Table 17-2 lists the warnings.

#### 17.20.2 FAULT HANDLING SEQUENCE

When a Fault occurs, the following steps will occur in sequence.

- 1. The gate drive outputs will be immediately turned off.
- 2. The FAULT pin output will go low.
- 3. A message will be sent via the DE2 communications link.
- The VREG LDO will be disabled immediately if the Fault is an HVDD Overvoltage Shutdown (UVSHDNACT).
- 5. The VREG LDO will be disabled 5 ms after the DE2 message has been sent for an Overtemperature Shutdown (OTSHDN) Fault.

#### 17.20.3 FAULT INDICATOR

A "FAULT" indicator bit resides in the STAT0 register. The bit is the logical 'OR' of all of the Fault bits in the two Status registers. Warnings are not included in the FAULT indicator bit.

The FAULT bit will allow the user to read the STAT0 register in order to determine if a Fault is present in the system. If the bit is set, then the user may request the STAT1 message and interrogate the bits of both status messages to determine what Faults exist.

The Faults that are logically OR'd together to generate the FAULT bit are as follows:

- STAT0:OTPF
- STAT0:UVLOF
- STAT0:OVLOF
- STAT1:REGUVF
- STAT1:XUVLOF
- STAT1:XOCPF

Fault	DE2 Message
Fault Active ('OR' of all Faults)	0x85 0x01
Overtemperature	0x85 0x04
HVDD Input Undervoltage	0x85 0x08
HVDD Input Overvoltage	0x85 0x10
VREG Output Undervoltage	0x86 0x01
External MOSFET Undervoltage Lockout	0x86 0x04
External MOSFET Overcurrent Detection	0x86 0x08

#### TABLE 17-1: FAULTS

#### TABLE 17-2: WARNINGS

Fault	DE2 Message
Temperature Warning	0x85 0x02

#### 17.20.4 POWER CONTROL STATUS (PCON)

The PCON[2:0] (STAT0[7:5]) bits are power control status bits that can be used to determine the cause of a shutdown. These bits are not Fault latches. The PCON power status bits will contain the cause of the power cycle.

Table 17-3 lists the Power Status register bits in the STAT0 register.

PCON[2:0] Status Bits (STAT0[7:5])	DE2 Message
Overtemperature Shutdown (OTSHDN) Occurred	0x85 0xA0
Sleep Occurred	0x85 0x60
HVDD Undervoltage Shutdown (UVSHDN) Occurred	0x85 0x40
Power-on Reset (POR) Occurred	0x85 0x20
Normal Operation	0x85 0x00

#### TABLE 17-3: POWER STATUS

#### 17.20.4.1 Internal Function Block Status

Table 17-4 shows the effects of the OE pin, Faults andthe SLEEP bit upon the functional status of the internalblocks of the MOSFET Gate Driver.

#### 17.20.4.2 Start-up/FAULT Pin State

During device start-up or Power-on Reset (POR), the FAULT pin will stay active (low) to indicate to the host that the device is initializing. The FAULT pin will stay active until the state machine powers up the VREG LDO and completes the VREG state. After the VREG LDO is powered up, the FAULT pin logic checks the state of all of the latched FAULT bits. If any FAULT bit is still active, the FAULT pin will stay active and remain low.

TABLE 17-4: INTERNAL FUNCTION BLOCK STATU
-------------------------------------------

System State	Fault	Conditions	Sleep Latch	VREG LDO	VBOOT LDO	<b>Motor Drivers</b>	DE2	Op Amps (MCP8026)	Internal UVLO, OVLO, OTP
Sleep		<b>OE =</b> 0, <b>SLEEP =</b> 1	W	—		—	—	—	_
Standby		<b>OE</b> = 0, <b>SLEEP</b> = 0	—	А	—		А	С	А
Operating		<b>OE =</b> 1, <b>FAULT =</b> 1	—	А	А	А	А	А	А
Faults	Driver OTPF	T _J Temperature > +160°C	_	—	_	—	D	—	Α
FAULT = 0	HVddUVLO	HVDD ≤ UVLOINACT	_	Α	_	—	Α	Α	Α
	HVDDUVSHDN	HVdd ≤ UVSHDNINACT		—		—	Е	—	_
	HVDDOVLO	$HVDD \ge OVLOINACT$		Α	_	_	Α	Α	Α
	VREG LDO UVF	VREG ≤ 88% VREG		Α	_	_	Α	Α	Α
	MOSFET UVLO	Vhs[a:c] < Vduvlo Vls[a:c] < Vduvlo	_	A	A	—	A	A	A
	MOSFET OCPF	VDRAIN SOURCE > EXTOC[1:0] setting		А	А	—	А	А	А
Warnings FAULT = 1	Driver Temperature	T _J Temperature > 72% TsD_MIN (+115°C for +160°C driver OTP)		A	A	A	A	A	А
Power Status	Configuration lost if Power-on Reset, wake from Sleep or recover from HVDD undervoltage shutdown occurred	Set at initial power-up when HVDD < UVSHDNACT or when waking from Sleep		A	A	A	A	A	A

Legend: — = Inactive (Off); A = Active (On); C = Configurable; D = Inactive (Off) 5 ms after sent Fault message; E = Inactive (Off); R = Receiver Only; W = Wake-up (from Sleep); OCPF = Overcurrent Protection; OTPF = Overtemperature Protection; UVLO = Undervoltage Lockout; OVLO = Overvoltage Lockout; UVF = Undervoltage Fault; UVSHDN = Undervoltage Shutdown

# 17.21 Motor Control Unit

The motor control unit is comprised of the following:

- External Drive for a 3-Phase Bridge with NMOS/NMOS MOSFET Pairs
- MOSFET Driver Undervoltage Lockout
- External MOSFET Short-Circuit Current
- FAULT Pin Output
- Cross Conduction Protection
- Programmable Dead Time
- Programmable Blanking Time

#### 17.21.1 EXTERNAL DRIVE FOR A 3-PHASE BRIDGE WITH NMOS/NMOS MOSFET PAIRS

Each motor phase is driven with external NMOS/ NMOS MOSFET pairs. These are controlled by a lowside and a high-side gate driver. The gate drivers are controlled by the host dsPIC PWM interconnects found in Table 1-1. A logic high turns the associated gate driver on and a logic low turns the associated gate driver off.

The low-side gate drivers are biased by the VBOOT regulator output, referenced to ground. The high-side gate drivers are a floating drive biased by a bootstrap capacitor circuit. The bootstrap capacitor is charged by the VBOOT regulator whenever the accompanying low-side MOSFET is turned on.

The high-side and low-side driver outputs all go to a Low state whenever there is a Fault, when OE = 0 for more than 1 ms or when Sleep mode is active, regardless of the PWM[A:C]H/L inputs.

The gate driver output stages have lower dynamic RDSONDYN in the time frame up to 1 ms after output activation. This is the relevant drain source on resistance for charging or discharging the external MOSFET gates.

After elapsing 1 ms or later, the high side gate driver RDSON increases slightly up to the static RDSON value.

#### 17.21.2 MOSFET GATE DRIVER UNDERVOLTAGE LOCKOUT (UVLO)

The MOSFET Gate Driver Undervoltage Lockout Fault detection monitors the available voltage used to drive the external MOSFET gates. The Fault detection is only active while the driver is actively driving the external MOSFET gate. Any time the driver bias voltage is below the gate drive Undervoltage Lockout Threshold (VDUVLO) for a time longer than specified by the tDUVLO parameter, the driver will not turn on when commanded on. A driver Fault will be indicated to the host dsPIC DSC on the FAULT open-drain output pin and also via a DE2 communications Status_1 message. This is a latched Fault. Clearing the Fault requires either removal of device power or disabling and re-enabling the device

via the device Output Enable (OE) input. The EXTUVLO bit in the CFG0 register is used to enable or disable the driver Undervoltage Lockout feature. This protection feature prevents the external MOSFETs from being controlled with a gate voltage not suitable to fully enhance the device.

#### 17.21.3 EXTERNAL MOSFET SHORT-CIRCUIT CURRENT

Short-circuit protection monitors the voltage across the external MOSFETs during an On condition. The highside driver voltage is measured from HVDD to PH[A:C]. The low-side driver voltage is measured from PH[A:C] to ground. If a monitored voltage rises above a userconfigurable threshold after the driver HS[A:C] or LS[A:C] output voltage has been driven high, all drivers will be turned off. A driver Fault will be indicated to the host dsPIC DSC on the open-drain FAULT output pin and also via a DE2 communications <code>Status_1</code> message. This is a latched Fault. Clearing the Fault requires either removal of device power or toggling the OE input pin low-to-high. This protection feature helps detect internal motor failures, such as winding to case shorts.

Note:	The driver short-circuit protection is
	dependent on application parameters. A
	configuration message is provided for a
	set number of threshold levels. The
	MOSFET Gate Driver UVLO and short-
	circuit protection features have the option
	to be disabled.

The short-circuit voltage may be set via a DE2  $Set_Cfg_0$  message. The EXTOC[1:0] bits of the CFG0 register are used to select the voltage level for the short-circuit comparison. If a monitored voltage differential between HVDD and PH[A:C], or between PH[A:C] and PGND, exceeds the selected voltage level when the MOSFET Gate Driver is active, a Fault will be triggered. The selectable voltage levels are 250 mV, 500 mV, 750 mV and 1000 mV. The EXTSC bit of the CFG0 register is used to enable or disable the MOSFET Gate Driver short-circuit detection.

# 17.21.4 GATE CONTROL LOGIC

The gate control logic enables level shifting of the digital inputs, polarity control and cross conduction protection.

#### 17.21.4.1 Cross Conduction Protection

If both MOSFETs in the same half-bridge are commanded on by the digital PWM inputs, both will be turned off.

### 17.21.4.2 Programmable Dead Time

The gate control logic employs a break-before-make dead-time delay that is programmable. A configuration message is provided to configure the driver dead time. The programmable dead times range from 250 ns to 2000 ns (default) in 250 ns increments. The dead time allows the PWM inputs to be direct inversions of each other and still allow proper motor operation. The dead time internally modifies the PWMH/L gate drive timing to prevent cross conduction. The DRVDT[2:0] bits of the CFG2 register are used to set the dead-time value.

#### 17.21.4.3 Programmable Blanking Time

A configuration message is provided to configure the driver current limit blanking time. The blanking time allows the driver to ignore any current spikes that may occur when switching the driver outputs. The allowable blanking times are 500 ns, 1  $\mu$ s, 2  $\mu$ s and 4  $\mu$ s (default). The blanking time will start after the dead-time circuitry has timed out. The DRVBL[1:0] bits of the CFG2 register are used to set the blanking time value.

The blanking time also affects the driver Undervoltage Lockout. The driver Undervoltage Lockout latches the external MOSFET Undervoltage Lockout Fault if the undervoltage condition lasts longer than the time specified by the tDUVLO parameter. The tDUVLO parameter takes into account the blanking time if blanking is in progress.

# 17.22 Motor Control

The commutation loop of a BLDC motor control is a Phase-Locked Loop (PLL), which locks to the rotor's position. Note that this inner loop does not attempt to modify the position of the rotor, but modifies the commutation times to match whatever position the rotor has. An outer speed loop changes the rotor velocity and the commutation loop locks to the rotor's position to commutate the phases at the correct times.

#### 17.22.1 SIX-STEP SENSORLESS MOTOR CONTROL

Many control algorithms can be implemented using the dsPIC33EDV64MC205 device with internal MOSFET Gate Driver.

The following information provides a starting point for implementing a three-phase sensorless motor control application. The motor is driven by energizing two windings at a time and sequencing the windings in a six-step per electrical revolution method. This method leaves one winding unenergized at all times. The voltage (Back EMF or BEMF) on that unenergized winding can be monitored to determine the rotor position.

#### 17.22.1.1 Start-up Sequence

When the motor being driven is at rest, the BEMF voltage is equal to zero. The motor needs to be rotating for the BEMF sensor to lock onto the rotor position and commutate the motor. The recommended start-up sequence is to bring the rotor from rest, up to a speed fast enough to allow BEMF sensing. Motor operation is comprised of five modes: Disabled mode, Bootstrap mode, Lock or Align mode, Ramp mode and Run mode. Refer to the commutation state machine in Table 17-5. The order in which the host dsPIC DSC steps through the commutation state machine determines the direction that the motor rotates.

#### 17.22.1.2 Disabled Mode (OE = 0)

When the driver output is disabled (OE = 0), all of the MOSFET driver outputs are set low.

#### 17.22.1.3 Bootstrap Mode

The high-side driver obtains the high-side biasing voltage from the VBOOT LDO, bootstrap diode and bootstrap capacitor. The bootstrap capacitors must first be charged before the high-side drives may be used. The bootstrap capacitors are all charged by activating all three low-side drivers. The active low-side drivers pull their respective phase nodes low, charging the bootstrap capacitors to the VBOOT LDO voltage. The three low-side drivers should be active for at least 1.2 ms per 1  $\mu$ F of bootstrap capacitance. This assumes a 12V voltage change and 30 mA (10 mA per phase) of current coming from the VBOOT LDO.

#### 17.22.1.4 Lock Mode

Before the motor can be started, the rotor should be in a known position. In Lock mode, the host dsPIC DSC drives Phase B low and Phases A and C high. This aligns the rotor 30 electrical degrees before the center of the first commutation state. Lock mode must last long enough to allow the motor and its load to settle into this position.

#### 17.22.1.5 Ramp Mode

At the end of Lock mode, Ramp mode is entered. In Ramp mode, the host dsPIC DSC steps through the commutation state machine, increasing the step rate linearly, until a minimum speed is reached that will result in a usable BEMF voltage. Ramp mode is an open-loop commutation. No knowledge of the rotor position is used.

#### 17.22.1.6 Run Mode

At the end of Ramp mode, Run mode is entered. In Run mode, the Back EMF sensor is enabled and commutation is now under the control of the Phase-Locked Loop. Motor speed can be regulated by an outer speed control loop.

State			Out	puts			BEMF	
	HSA	HSB	HSC	LSA	LSB	LSC	Phase	
<b>OE =</b> 0	OFF	OFF	OFF	OFF	OFF	OFF	N/A	
BOOTSTRAP	OFF	OFF	OFF	ON	ON	ON	N/A	
LOCK	ON	OFF	ON	OFF	ON	OFF	N/A	
1	ON	OFF	OFF	OFF	OFF	ON	Phase B	
2	OFF	ON	OFF	OFF	OFF	ON	Phase A	
3	OFF	ON	OFF	ON	OFF	OFF	Phase C	
4	OFF	OFF	ON	ON	OFF	OFF	Phase B	
5	OFF	OFF	ON	OFF	ON	OFF	Phase A	
6	ON	OFF	OFF	OFF	ON	OFF	Phase C	

#### TABLE 17-5: COMMUTATION STATE MACHINE

#### 17.22.1.7 PWM Speed Control

The inner commutation loop is a Phase-Locked Loop, which locks to the rotor's position. This inner loop does not attempt to modify the position of the rotor, but modifies the commutation times to match whatever position the rotor has. The outer speed loop changes the rotor velocity and the inner commutation loop locks to the rotor's position to commutate the phase at the correct times.

The outer speed loop pulse width modulates the motor drive inverter to produce the desired wave shape and voltage at the motor. The inductance of the motor then integrates this PWM pattern to produce the desired average current, thus controlling the desired torque and speed of the motor. For a trapezoidal BLDC motor drive with six-step commutation, the PWM is used to generate the average voltage to produce the desired motor current and motor speed.

There are two basic methods to PWM the inverter switches. The first method returns the reactive energy in the motor inductance to the source by reversing the voltage on the motor winding during the current decay period. This method is referred to as fast decay or chop-chop. The second method circulates the reactive current in the motor with minimal voltage applied to the inductance. This method is referred to as slow decay or chop-coast. The preferred control method employs a chop-chop PWM for any situations where the motor is being accelerated, either positively or negatively. For improved efficiency, chop-coast PWM is employed during steady-state conditions. The chop-chop speed loop is implemented by hysteretic control, fixed off time control or Average Current mode control of the motor current. This makes for a very robust controller, since the motor current is always in instantaneous control. The motor speed presented to the chop-chop loop is reduced by approximately 9%. A fixed frequency PWM that only modulates the high-side switches implements the chop-coast loop. The chopcoast loop is presented with the full motor speed, so if it is able to control the speed, the chop-chop loop will never be satisfied and will remain saturated. The chop-chop remains able to assume full control if the motor torque is exceeded, either through a load change or a change in speed that produces acceleration torque. The chop-coast loop will remain saturated, with the chop-chop loop in full control, during start-up and acceleration to full speed. The bandwidth of the chop-coast loop is set to be slower than the chop-chop loop so that any transients will be handled by the chop-chop loop and the chop-coast loop will only be active in steady-state operation.

# 17.23 DE2 Communication Port

A half-duplex 9600 baud UART interface is available to communicate with the host dsPIC DSC. The port is used to configure the MOSFET Gate Driver and also for status and Fault messages.

#### 17.23.1 COMMUNICATIONS INTERFACE

A half-duplex, 9600 baud, 8-bit bidirectional communications interface is implemented on the DE2 interconnect. The interface consists of eight data bits, one Stop bit and one Start bit.

Dedicated UART hardware may be configured through PPS to transmit and receive messages over the DE2 communications interconnect.

The MOSFET Gate Driver side of the interface is an open-drain configuration and requires that the host dsPIC DSC uses an internal pull-up resistor to pull the DE2 interconnect high.

The auto-baud frequency is temperature-dependent, as illustrated in Figure 17-4. To establish proper DE2 communication, it is recommended to synchronize the host frequency by proceeding the auto-baud function alternatively, as described in Section 17.23.5 "Auto-Baud Function". The time from receiving the last bit of a command message to sending the first bit of the response message ranges from  $t_{DE2_RSP}$  to  $t_{DE2_WAIT}$ , corresponding to 0 µs to 3.125 ms. The host should refrain from sending additional messages until the previously requested message has been received in order to prevent overwriting the driver response message.

#### 17.23.2 PACKET FORMAT

Every internal driver status change will cause the driver to send a message to the host dsPIC DSC. The interface uses a standard UART baud rate of 9600 bits per second.

In the DE2 protocol, the transmitter and the receiver do not share a clock signal. A clock signal does not emanate from one transmitter to the other receiver. Due to this reason, the protocol is asynchronous. The protocol uses only one line to communicate, so the transmit/receive packet must be done in Half-Duplex mode. A new transmit message is allowed only when a complete packet has been transmitted and responded to.

The host must listen to the DE2 line in order to check for contentions. In case of contention, the host must release the line and wait for at least three packet length times before initiating a new transfer.

Figure 17-5 illustrates a basic DE2 data packet.

### 17.23.3 PACKET TIMING

While no data are being transmitted, a logic '1' must be placed on the open-drain DE2 line by the host dsPIC DSC using an internal pull-up resistor. A data packet is composed of one Start bit, which is always a logic '0', followed by eight data bits and a Stop bit. The Stop bit must always be a logic '1'. It takes ten bits to transmit a byte of data.

The DE2 interface detects the Start bit by detecting the transition from logic '1' to logic '0' (note that while the data line is Idle, the logic level is high). Once the Start bit is detected, the next data bit's "center" can be assured to be 24 ticks minus 2 (worst-case synchronizer uncertainty) later. From then on, every next data bit center is 16 clock ticks later. Figure 17-6 illustrates this point.

#### 17.23.4 MESSAGE HANDLING

The driver will not transition to Sleep mode while a message is being received. If a message reception is in progress before the OE = 0 to Sleep Mode Transition (tSLEEP) delay times out, the message will be fully received and the contents applied to the Configuration registers if applicable. The SLEEP bit will then be checked and the system enters Sleep mode if the SLEEP bit is still active.

#### 17.23.5 AUTO-BAUD FUNCTION

The MOSFET Gate Driver provides an auto-baud feature that allows the host dsPIC DSC, communicating on the DE2 communications interconnect, to determine the actual baud rate being used by the MOSFET Gate Driver. The feature allows the host to request a 0x55 byte transmission from the MOSFET Gate Driver. The host then determines the MOSFET Gate Driver baud rate and adjusts the host internal Baud Rate Generator (BRG) to match the MOSFET Gate Driver baud rate.

The DE2 pin is used to trigger the auto-baud feature. The host sets the DE2 signal to a logic low for a period of time (auto-baud Break window) that ranges between 1.29 ms and 2.0 ms. The host then releases the DE2 pin back to the host UART control. The host UART then raises the DE2 pin to a logic high value. The MOSFET Gate Driver will respond with a standard NACK ('0b00nnnnnn', where 'nnnnnn' are the six Least Significant bits (LSbs) received) if the DE2 link was held low for less than 1.29 ms and the byte was not interpreted as a valid command. The MOSFET Gate Driver will ignore the current message if the DE2 link is held low for more than 2.0 ms.

If the driver receives a valid auto-baud request in the allotted time frame, the driver will enter an Auto-Baud state, indicating an auto-baud message has been requested. When the auto-baud function is activated, the DE2 subsystem will disable sending all unsolicited messages to the host. The auto-baud request must not be proceeded before a message was sent by the host after a Power-on Reset.

# dsPIC33EDV64MC205

If the internal Auto-Baud state is set, the driver will wait for a minimum of 0.86 ms and a maximum of 1.19 ms. After the wait time has expired, a 0x55 data byte will be immediately sent on the DE2 link by the driver.

The driver will wait 2.00 ms after sending the 0x55 baud rate data over the DE2 link before transmitting any other messages. The driver will then exit the Auto-Baud state and resume normal DE2 operations. The 2.00 ms wait is needed to allow the host to complete the auto-baud verification and update the host UART Baud Rate Generator.

The MOSFET Gate Driver will always monitor the DE2 link for a logic low before attempting to transmit.

The MOSFET Gate Driver will preempt all DE2 communications upon receiving a logic low on the DE2 link which lasts longer than ten bit times at 9600 baud (Break sequence).

The MOSFET Gate Driver will wait for a period up to 2 ms for the DE2 link to change to a Logic High state after the initial detection of a logic low on the DE2 link. If the DE2 link fails to rise to a logic high level within 2 ms of the initial logic low level, the auto-baud message will be canceled and no message will be sent. The auto-baud function will then be complete.

The driver will send any pending unsolicited messages after the auto-baud function has finished.

#### 17.23.6 MESSAGING INTERFACE

A command byte will always have the Most Significant bit (MSb) 7 set to '1'. Bits 6 and 5 are reserved for future use and should be set to '0'. Bits[4:0] are used for commands. That allows for 32 possible commands.

#### 17.23.6.1 Host dsPIC DSC to MOSFET Gate Driver

Messages sent from the host dsPIC DSC to the MOSFET Gate Driver consist of either one or two 8-bit bytes. The first byte transmitted is the command byte. The second byte transmitted, if required, is the data for the command.

If a multibyte command is sent to the MOSFET Gate Driver and no second byte is received by the MOSFET Gate Driver, then a "Command Not Acknowledged" message will be sent back to the host afterwards. The host must start sending the 2nd byte of a two-byte command within 1 ms of completion of the first byte to prevent a NACK message. Once the second byte Start bit is received, the MOSFET Gate Driver internal receiver logic will handle the reception of the data byte. If the data byte Stop bit is not received within the expected reception time for the last received bit, the driver will respond with a NACK message.

# 17.23.6.2 MOSFET Gate Driver to Host dsPIC DSC

A solicited response byte from the MOSFET Gate Driver will always echo the command byte with bit 7 set to '0' (response) and with bit 6 set to '1' for Acknowledged (ACK) or '0' for Not Acknowledged (NACK). The second byte, if required, will be the data for the host command. Any command that causes an error or is not supported will receive a NACK response.

The MOSFET Gate Driver may send unsolicited command messages to the host dsPIC DSC. All messages to the host controller do not require a response from the host controller.

#### 17.23.7 MESSAGES

#### 17.23.7.1 SET CFG 0

There is a SET_CFG_0 message that is sent by the host dsPIC DSC to the MOSFET Gate Driver to configure the driver. The SET_CFG_0 message may be sent to the driver at any time. The host is responsible for making sure the system is in a state that will not be compromised by sending the SET_CFG_0 message. The SET_CFG_0 message format is indicated in Table 17-6. The response is indicated in Table 17-7.

#### 17.23.7.2 GET_CFG_0

There is a  $GET_CFG_0$  message that is sent by the host dsPIC DSC to the dsPIC33EDV64MC205 devices to retrieve the device Configuration register. The  $GET_CFG_0$  message format is indicated in Table 17-6. The response is indicated in Table 17-7.

#### 17.23.7.3 STATUS_0 and STATUS_1

There are STATUS_0 and STATUS_1 messages that are sent by the host dsPIC DSC to the MOSFET Gate Driver to retrieve the device STAT0 and STAT1 registers. Unsolicited STATUS_0 and STATUS_1 messages may also be sent to the host by the MOSFET Gate Driver to inform the host of status changes. The unsolicited STATUS_0 and STATUS_1 messages will only be sent when a status bit changes to an Active state. The STATUS_0 and STATUS_1 message format is indicated in Table 17-6. The response is indicated in Table 17-7.


When a STATUS_0 or STATUS_1 message is sent to the host dsPIC_DSC in response to a new Fault becoming active, the FAULT bit will be cleared, either by the host issuing a STATUS_0 or STATUS_1 request message, or by the host toggling the OE pin low then high. The FAULT bit will stay active and not be cleared if the Fault condition still exists at the time the host attempted to clear the Fault. The PCONx bits of the STAT0 register will be set every time the device restarts due to various events (see Table 17-3). When the driver resumes operation, a single unsolicited STATUS 0 message will be sent to the host dsPIC DSC indicating a Reset has occurred. The message will be sent five milliseconds (5 ms) after the VREG LDO has reached its Active state. The host should check the PCONx bits to determine the cause of the power cycle. In all cases, the configuration data may have been lost and should be re-sent to the driver. The PCONx flags are reset by a host STATUS 0 request message. If the host misses the unsolicited STATUS 0 message at start-up, the host may manually request the status by sending a STATUS 0 message to the driver. The PCONx bits of the STAT0 register will contain the source of the Power-on Reset until the STAT0 register is requested by the host.

# 17.23.7.4 SET CFG 2


There is a SET_CFG_2 message that is sent by the host dsPIC DSC to the MOSFET Gate Driver to configure the driver current limit blanking time. The SET_CFG_2 message may be sent to the devices at any time. The host is responsible for making sure the system is in a state that will not be compromised by sending the SET_CFG_2 message. The SET_CFG_2 message format is indicated in Table 17-6. The response is indicated in Table 17-7.

#### **17.23.7.5** GET_CFG_2

There is a GET_CFG_2 message that is sent by the host dsPIC DSC to the MOSFET Gate Driver to retrieve the device Configuration Register #2. The GET_CFG_2 message format is indicated in Table 17-6. The response is indicated in Table 17-7.







# dsPIC33EDV64MC205

Command	Byte	Bit	Value	Description
SET_CFG_0	1	1	10000001 (81h)	Set Configuration Register 0
	2	7	0	Reserved
		6	0	Reserved
SET_CFG_0		5	0	System enters Standby mode when OE = 0, SLEEP = 0 for more than 1 ms
			1	System enters Sleep mode when $OE = 0$ , SLEEP = 1 for more than 1 ms
		4	0	Reserved
		3	0	Enable external MOSFET Undervoltage Lockout (default)
			1	Disable external MOSFET Undervoltage Lockout
		2	0	Enable external MOSFET short-circuit detection (default)
			1	Disable external MOSFET short-circuit detection
		1:0	00	Set external MOSFET overcurrent limit to 0.250V (default)
			01	Set external MOSFET overcurrent limit to 0.500V
			10	Set external MOSFET overcurrent limit to 0.750V
			11	Set external MOSFET overcurrent limit to 1.000V
GET_CFG_0	1		10000010 <b>(82h)</b>	Get Configuration Register 0
STATUS_0	1		10000101 <b>(85h)</b>	Get Status Register 0
STATUS_1	1		10000110 <b>(86h)</b>	Get Status Register 1
SET_CFG_2	1		10000111 <b>(87h)</b>	Set Configuration Register 2
	2	7:5	00h	Reserved
		4:2	—	Driver dead time (for PWMH /PWML inputs)
			000	2000 ns (default)
			001	1750 ns
			010	1500 ns
			011	1250 ns
			100	1000 ns
			101	750 ns
			110	500 ns
			111	250 ns
		1:0	—	Driver blanking time (ignore switching current spikes)
			00	4 μs (default)
			01	2 µs
			10	1 µs
			11	500 ns
GET_CFG_2	1		10001000 <b>(88h)</b>	Get Configuration Register 2
GET_REV_ID	1		10010000 <b>(90h)</b>	Get device hardware revision

#### TABLE 17-6: DE2 COMMUNICATION COMMANDS FROM dsPIC TO MOSFET GATE DRIVER MODULE

Message	Byte	Bit	Value	Description
SET_CFG_0	1	7:0	00000001 (01h)	Command not Acknowledged (response)
			01000001 (41h)	Command Acknowledged (response)
	2	7	0	Reserved
		6	0	Reserved
		5	0	System enters Standby mode when OE = 0, SLEEP = 0 for more than 1 ms
			1	System enters Sleep mode when $OE = 0$ , SLEEP = 1 for more than 1 ms
		4	0	Reserved
		3	0	External MOSFET Undervoltage Lockout enabled (default)
			1	External MOSFET Undervoltage Lockout disabled
		2	0	External MOSFET short-circuit detection enabled (default)
			1	External MOSFET short-circuit detection disabled
		1:0	00	0.250V external MOSFET overcurrent limit (default)
			01	0.500V external MOSFET overcurrent limit
			10	0.750V external MOSFET overcurrent limit
			11	1.000V external MOSFET overcurrent limit
GET_CFG_0	1	7:0	00000010 <b>(02h)</b>	Command not Acknowledged (response)
			01000010 <b>(42h)</b>	Command Acknowledged (response)
	2	7	0	Reserved
		6	0	Reserved
		5	0	System enters Standby mode when OE = 0, SLEEP = 0 for more than 1 ms
			1	System enters Sleep mode when $OE = 0$ , SLEEP = 1 for more than 1 ms
		4	0	Reserved
		3	0	External MOSFET Undervoltage Lockout enabled
			1	External MOSFET Undervoltage Lockout disabled
		2	0	External MOSFET short-circuit detection enabled
			1	External MOSFET short-circuit detection disabled
		1:0	00	0.250V external MOSFET overcurrent limit
			01	0.500V external MOSFET overcurrent limit
			10	0.750V external MOSFET overcurrent limit
			11	1.000V external MOSFET overcurrent limit

# TABLE 17-7: DE2 COMMUNICATION MESSAGES FROM MOSFET GATE DRIVER MODULE TO HOST dsPIC

Message	Byte	Bit	Value	Description
STATUS 0	1	7:0	00000101 <b>(05h)</b>	Command not Acknowledged (response)
· · · - ·			01000101 <b>(45h)</b>	Command Acknowledged (response)
			10000101 <b>(85h)</b>	Command sent to host (unsolicited)
	2	7:5	101	Overtemperature Shutdown (OTSHDN) occurred
			100	Overvoltage Shutdown (OVSHDN) occurred
			011	Sleep Shutdown (SLEEP) occurred
			010	Undervoltage Shutdown (UVSHDN) occurred
			001	Power-on Reset (POR) occurred
			000	Normal operation
		4	1	Input Overvoltage (OVLOF), HVDD > 32V
		3	1	Input Undervoltage (UVLOF), HVDD < 5.5V
		2	1	Overtemperature (OTPF), T _{.1} > +160°C
		1	1	Overtemperature Warning (OTPW), T _J > +115°C
		0	0	No Fault condition exists
			1	A Fault condition exists
STATUS 1	1	7:0	00000110 <b>(06h)</b>	Command not Acknowledged (response)
_			01000110 (46h)	Command Acknowledged (response)
			10000110 <b>(86h)</b>	Command sent to host (unsolicited)
	2	7:4	0	Reserved
		3	1	External MOSFET Overcurrent (XOCPF) detected
		2	1	External MOSFET Undervoltage Lockout (XUVLOF)
		1	0	Reserved
		0	1	VREG LDO Undervoltage Fault (VREGUVF)
SET_CFG_2	1	7:0	00000111 <b>(07h)</b>	Command not Acknowledged (response)
			01000111 <b>(47h)</b>	Command Acknowledged (response)
	2	7:5	00h	Reserved
		4:2	—	Driver dead time (for PWMH /PWML inputs)
			000	2000 ns (default)
			001	1750 ns
			010	1500 ns
			011	1250 ns
			100	1000 ns
			101	750 ns
			110	500 ns
			111	250 ns
		1:0	—	Driver blanking time (ignore Faults)
			00	4000 ns (default)
			01	2000 ns
			10	1000 ns
			11	500 ns

# TABLE 17-7:DE2 COMMUNICATION MESSAGES FROM MOSFET GATE DRIVER MODULE TO<br/>HOST dsPIC (CONTINUED)

	HOST dSPIC (CONTINUED)							
Message	Byte	Bit	Value	Description				
GET_CFG_2	1	7:0	00001000 <b>(08h)</b>	Command not Acknowledged (response)				
			01001000 (48h)	Command Acknowledged (response)				
	2	7:5	7:5 00h Reserved					
		4:2	—	Driver dead time (for PWMH /PWML inputs)				
			000	2000 ns				
			001	1750 ns				
			010	1500 ns				
			011	1250 ns				
			100	1000 ns				
			101	750 ns				
			110	500 ns				
			111	250 ns				
		1:0	—	Driver blanking time (ignore Faults)				
			00	4000 ns				
			01	2000 ns				
			10	1000 ns				
			11	500 ns				
GET_REV_ID	1	7:0	00010000 (10h)	Command not Acknowledged (response)				
			01010000 <b>(50h)</b>	Command Acknowledged (response)				
	2	7:3	00h	Reserved				
		2:0	00h-07h	Device hardware revision				

# TABLE 17-7:DE2 COMMUNICATION MESSAGES FROM MOSFET GATE DRIVER MODULE TO<br/>HOST dsPIC (CONTINUED)

# 17.24 Register Definitions

#### REGISTER 17-1: CFG0: CONFIGURATION REGISTER 0

U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	SLEEP	—	EXTUVLO	EXTSC	EXTOC1	EXTOC0				
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 7-6	Unimplemen	ted: Read as '	) <b>'</b>								
bit 5	SLEEP: Sleep	SLEEP: Sleep Mode bit									
	Bit may only b	Bit may only be changed while in Standby mode.									
	<ul> <li>1 = System enters Sleep mode when OE = 0</li> <li>0 = System enters Standby mode when OE = 0</li> </ul>										
	•	-		$\mathbf{DE} = 0$							
bit 4	Unimplemen	ted: Read as '	כ'								
bit 3	EXTUVLO: External MOSFET Undervoltage Lockout bit										
	1 = Disables										
	0 = Enables	0 = Enables									
bit 2	EXTSC: External MOSFET Short-Circuit Detection bit										
	1 = Disables										
	0 = Enables										
bit 1-0	EXTOC[1:0]:	EXTOC[1:0]: External MOSFET Overcurrent Limit Value bits									
		11 = Overcurrent limit set to 1.000V									
		rent limit set to									
		01 = Overcurrent limit set to 0.500V 00 = Overcurrent limit set to 0.250V									
	00 = Overcuri	rent limit set to	U.25UV								

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	DRVDT2	DRVDT1	DRVDT0	DRVBL1	DRVBL0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-2	DRVDT[2:0]:	Driver Dead-Ti	ime Selection	bits			
	111 <b>= 250 ns</b>						
	110 <b>= 500 ns</b>						
	101 <b>= 750 ns</b>						
	100 <b>= 1000 n</b>	s					
	011 <b>= 1250 n</b>	s					
	010 <b>= 1500 n</b>	s					
	001 <b>= 1750 n</b>	s					
	000 <b>= 2000 n</b>	S					
bit 1-0	DRVBL[1:0]:	Driver Blanking	g Time Select	ion bits			
	Bits may only	be changed w	hile in Standb	y mode.			
	11 <b>= 500 ns</b>	0		,			
	10 <b>= 1000 ns</b>						
	01 = <b>2000 ns</b>						
	00 <b>= 4000 ns</b>						

# REGISTER 17-2: CFG2: CONFIGURATION REGISTER 2

R-0	R-0	R-1	R-0	R-0	R-0	R-0	R-0
PCON2	PCON1	PCON0	OVLOF	UVLOF	OTPF	OTPW	FAULT
bit 7	·				·		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-5	101 = Overter 011 = Sleep ( 110 = Underv	mperature Shu SLEEP) shutd oltage Shutdo on Reset (POF	tdown (OTSH own occurred wn (UVSHDN	IDN) occurred	t if non-zero valı	ue)	
bit 4	1 = HVDD inpu	t Overvoltage I ut voltage > 32 ut voltage < 32	V	bit			
bit 3	1 = HVDD inpu	t Undervoltage ut voltage < 5.5 ut voltage > 5.5	δV				
bit 2	1 = Device jur	emperature Pro nction tempera nction tempera	ture is > +165	°C			
bit 1	1 = Device jur	emperature Pr nction tempera nction tempera	ture is > +115	°C			
bit 0	<ul> <li>0 = Device junction temperature is &lt; +115°C</li> <li>FAULT: Fault Status bit</li> <li>1 = At least one Fault is active</li> <li>0 = No active Faults</li> </ul>						

# REGISTER 17-3: STAT0: STATUS REGISTER 0

### REGISTER 17-4: STAT1: STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-0	R-0	U-0	R-0
—	—	—	—	XOCPF	XUVLOF	—	VREGUVF
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7-4	Unimpleme	nted: Read as '	)'				
bit 3	XOCPF: Ext	ernal MOSFET (	Overcurrent P	rotection Fault	bit		
		hen EXTSC (CF					
		MOSFET VDs >		• • •/			
		MOSFET VDS <		/			
bit 2	XUVLOF: Ex	xternal MOSFET	Gate Drive U	Indervoltage F	ault bit		
	•	hen EXTUVLO (	/				
		put voltage < VD					
	-	put voltage > VD					
bit 1	-	nted: Read as '0					
bit 0		VREG LDO Unde	-				
		O output voltage		•			
	0 = VREG LD	O output voltage	e > 92% of tai	rget VREG			

#### REGISTER 17-5: REV_ID: HARDWARE REVISION ID

U-0	U-0	U-0	U-0	R-0/1	R-0/1	R-0/1	R-0/1	
—	—	—	—	REVID[3:0]				
bit 7 bit 0								
Legend:								
				U = Unimplemented bit, read as '0'				
R = Readable b	oit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'		

bit 7-4 Unimplemented: Read as '0'


bit 3-0 **REVID[3:0]:** Device Revision bits

# 17.25 Application Information

17.25.1 COMPONENT CALCULATIONS

17.25.1.1 Charge Pump Capacitors

# FIGURE 17-7: CHARGE PUMP



Let:

- IOUT = 20 mA
- fCP = 75 kHz (charge/discharge in one cycle)
- 50% duty cycle
- VDDH = 5.5V (worst case)
- RDSON = 7.5Ω (RPMOS), 3.5Ω (RNMOS)
- V12P = 2 × VDDH (ideal)
- CESR = 20 m $\Omega$  (ceramic capacitors)
- VDROP = 100 mV (VOUT ripple)
- TCHG = TDCHG =  $0.5 \times 1/75$  kHz =  $6.67 \ \mu s$

# 17.25.1.2 Flying Capacitor

The flying capacitor should be chosen to charge to a minimum of 95% (3 $\tau)$  of VDDH within one half of a switching cycle.

- $3 \times \tau$  = TCHG
- τ = TCHG/3
- RC = TCHG/3
- C = TCHG/(R × 3)
- C = 6.67  $\mu$ s/([7.5 $\Omega$  + 3.5 $\Omega$  + 0.02 $\Omega$ ] × 3)
- C = 202 nF

Choose a 180 nF capacitor.

### 17.25.1.3 Charge Pump Output Capacitor

Solve for the charge pump output capacitance, connected between V12P and ground, that will supply the 20 mA load for one switch cycle. The VBOOT LDO pin on the MOSFET Gate Driver Module is the "V12P" pin referenced in the calculations.

- C = IOUT  $\times$  dt/dV
- C = IOUT × 13.3  $\mu$ s/(Vdrop + IOUT × Cesr)
- C = 20 mA × 13.3  $\mu$ s/(0.1V + 20 mA × 20 mΩ)
- $C \geq 2.65 \ \mu F$

For stability reasons, the VBOOT LDO and VREG LDO capacitors must be at least 4.7  $\mu F$ , so choose: C  $\geq$  4.7  $\mu F$ .

# 17.25.1.4 Charging Path (Flying Capacitor Across CAP1 and CAP2)

- VCAPD = VDDH ×  $(1 e^{-T/\tau})$
- VCAPD =  $5.5V \times (1 e^{-[6.67 \, \mu s/([7.5\Omega + 3.5\Omega + 20 \, m\Omega] \, x \, 180 \, nF)]})$

VCAPD = 5.31V is available for transfer on the first cycle.

# 17.25.1.5 Transfer Path (Flying and Output Capacitors)

- V12P = VDDH + VCAP IOUT  $\times$  dt/C
- V12P = 5.5V + 5.31V (20 mA × 6.67 µs/180 nF)
- V12P = 10.066V
- 17.25.1.6 Calculate the Flying Capacitor Voltage Drop in One Cycle While Supplying 20 mA
- dV = IOUT × dt/C
- dV = 20 mA × 6.67 µs/180 nF
- dV = 0.741V @ 20 mA

The second and subsequent transfer cycles will have a higher voltage available for transfer, since the capacitor is not completely depleted with each cycle. VCAP will then be VCAP – dV after the first transfer, plus VDDH – (VCAP – dV) times the RC constant. This repeats for each subsequent cycle, allowing a larger charge pump capacitor to be used if the system will tolerate several charge transfers before requiring full output voltage and current.

Repeating Section 17.25.1.4 "Charging Path (Flying Capacitor Across CAP1 and CAP2)" for the second cycle (and subsequent by recalculating for each new value of VCAP after each transfer):

- VCAP =  $(VCAP dV) + (VDDH (VCAP dV))(1 e^{-T/t})$
- VCAP =  $(5.31V 0.741V) + (5.5V (5.31V 0.741V)) \times (1 e^{-[6.67 \ \mu s/([7.5W + 3.5W + 20 \ mW] \times 180 \ nF)]})$
- VCAP = 4.567V + 0.934V × 0.96535

VCAP = 5.468V is available for transfer on the second cycle.

# 17.25.1.7 Charge Pump Results

The maximum charge pump flying capacitor value is 202 nF to maintain a 95% voltage transfer ratio on the first charge pump cycle. Larger capacitor values may be used, but they will require more cycles to charge to maximum voltage. The minimum required output capacitor value is 2.65  $\mu$ F to supply 20 mA for 13.3  $\mu$ s with a 100 mV drop. A larger output capacitor may be used to cover losses due to capacitor tolerance over temperature, capacitor dielectric and PCB losses.

These are approximate calculations. The actual voltages may vary due to incomplete charging or discharging of capacitors per cycle due to load changes. The charge pump calculations assume the charge pump is able to charge up the external boot cap within a few cycles.

# 17.25.2 BOOTSTRAP CAPACITOR

The high-side driver bootstrap capacitor needs to power the high-side driver and gate for 1/3 of the motor electrical period for a three-phase BLDC motor operating in Six-Step mode.

Let:

MOSFET Driver Current	=	300 mA
PWM Period	=	50 µs (20 kHz)
Minimum Duty Cycle	=	1% (500 ns)
Maximum Duty Cycle	=	99% (49.5 µs)
Vin	=	12V
Minimum Gate Drive Voltage	=	8V (VGS)
Total Gate Charge	=	130 nC (80A MOSFET)
Allowable VGs Drop (VDROP)	=	3V
Switch RDSON	=	100 mW
Driver Internal Bias Current	=	20 µA (IBIAS)

Solve for the smallest capacitance that can supply:

- 130 nC of charge to the MOSFET gate
- 1 Megohm gate source resistor current
- · Driver bias current and switching losses

QMOSFET	=	130 nC
QRESISTOR	=	[(VGS/R) × TON]
QDRIVER	=	(IBIAS $\times$ TON)
TON	=	49.5 $\mu s$ (99% DC) for worst case
QRESISTOR	=	QRESISTOR
QDRIVER	=	20 µA × 49.5 µs = 0.99 nC

Sum all of the energy requirements:

- C = (QMOSFET + QRESISTOR + QDRIVER)/VDROP
- C = (130 nC + 0.594 nC + 0.99 nC)/3V
- C = 43.86 nF

Choose a bootstrap capacitor value that is larger than 43.86 nF.


# 17.26 Device Protection

#### 17.26.1 MOSFET VOLTAGE SUPPRESSION

When a motor shaft is rotating and power is removed, the magnetism of the motor components will cause the motor to act like a generator. The current that was flowing into the motor will now flow out of the motor. As the motor magnetic field decays, the generator output will also decay. The voltage across the generator terminals will be proportional to the generator current and circuit impedance of the generator circuit. If the power supply is part of the return path for the current and the power supply is disconnected, then the voltage at the generator terminals will increase until the current flows. This voltage increase must be handled externally to the driver. A voltage suppression device may be used to clamp the motor terminal voltage to a level that will not exceed the maximum system operating voltage during the high-voltage transients. A voltage suppressor circuit may be connected from power ground to the motor power supply rail to create a path for the motor current when the supply is disconnected (Figure 17-8). The PCB traces must be capable of carrying the motor current with minimum voltage and temperature rise.

FIGURE 17-8:	
--------------	--

#### TRANSIENT VOLTAGE CLAMP



An additional method is to inactivate the high-side drivers and to activate the low-side drivers. This allows current to flow through the low-side external MOSFETs and prevents the voltage from increasing at the power supply terminals.

#### 17.26.2 BOOTSTRAP VOLTAGE SUPPRESSION

The pins which handle the highest voltage during motor operation are the bootstrap pins (VBx). The bootstrap pin voltage is typically VBOOT (12V) higher than the associated phase voltage. When the highside MOSFET is conducting, the phase pin voltage is typically at HVDD and the bootstrap pin voltage is typically at HVDD + 12V. When the phase MOSFETs switch, current induced voltage transients occur on the phase pins. These currents are caused by the MOSFET body diode reverse recovery and MOSFET turn-on/turn-off times. Those induced voltages cause the bootstrap pin voltages to also increase. Depending on the magnitude of the phase pin voltage, the bootstrap pin voltage may exceed the safe operating voltage of the device. The current induced transients may be reduced by slowing down the turn-on and turnoff times of the MOSFETs. The external MOSFETs may be slowed down by adding a 10 to 100 ohm resistor in series with the gate drive. A 1 nF to 10 nF ceramic capacitor may be added that connects each MOSFET gate and source terminal. The added capacitance slows down the switching times of the MOSFET, while allowing the gate resistance to remain small enough to keep the gate clamped off. The added capacitance also results in a lower slew rate of the phase node and limits the shoot-through current caused by the body diode reverse recovery.

The high-side MOSFETs may also be slowed down by inserting a  $10\Omega$  to  $25\Omega$  resistor between each bootstrap pin and the associated bootstrap diode capacitor junction. Another  $25\Omega$  to  $50\Omega$  resistor is then added between the gate drive and the MOSFET gate. This results in a high-side turn-on resistance of  $25\Omega$  plus the series gate resistor. The high-side turn-off resistance only consists of the series gate resistance and allows for a faster shut-off time. Care must be taken to make sure the voltage drop across the bootstrap pin resistor does not cause an external MOSFET Undervoltage Fault.

When a system motor power supply voltage clamp is not used, 33V or 36V transzorbs may be connected from each bootstrap pin (VBx) to the ground. This will ensure that the bootstrap voltage does not exceed the absolute maximum voltage allowed on the pins. The resistors connected between the bootstrap pins and the bootstrap diode/capacitor junctions, mentioned in the previous paragraph, may also be used in order to limit the transzorb current and reduce the transzorb package size.

# 17.26.3 FLOATING GATE SUPPRESSION

The gate drive pins may float when the supply voltage is lost or an overvoltage situation shuts down the driver. When an overvoltage condition exists, the driver high-side and low-side outputs are tri-state. Each external MOSFET that is connected to the gate driver should have a gate-to-source resistor to bleed off any charge that may accumulate due to the tristate. This will help prevent inadvertent turn-on of the MOSFET.

Figure 17-9 shows the location of the overvoltage transzorbs (or equivalent circuits), gate resistors, bootstrap resistors and gate-to-source resistors.

#### 17.26.4 MOSFET BODY DIODE REVERSE RECOVERY SNUBBER

When motor current is flowing through the external MOSFET body diodes and the complimentary MOSFET of the phase pair turns on, the body diode reverse recovery creates a momentary short circuit until the reverse recovery time is complete. When the body diode reverse recovery is complete, the current path is opened, causing the phase node voltage to slew rapidly towards ground or HVDD levels. The rapid slew rate may cause an inversion of the gate-to-source voltage on the MOSFET that is turning on and result in that MOSFET turning off.

The fast slew rate may also cause ringing on the phase node and the sense resistor if the turn-off is too fast.

The first remedy for the low-side turn-off is to slow down the MOSFET gate-to-source turn-off. That causes the RDSON of the low-side MOSFET to gradually increase as the gate voltage drops and the low-side MOSFET slowly turns off. The slow turn-off allows the phase voltage, generated by the motor current flowing through the low-side MOSFET RDSON, to slowly rise towards the positive motor supply level.

The same scenario is also valid for turning on the lowside MOSFET when the high-side MOSFET has just been turned off and current was flowing from the high side into the motor. The MOSFET body diode reverse recovery situation occurs when the low-side MOSFETs are turned on while the motor current is flowing to the positive source through the high-side MOSFET body diode. The diode reverse recovery time allows a short circuit to exist between the positive supply and the low-side MOSFET drain until the high-side diode is reverse biased and the reverse recovery time has elapsed. The first remedies above should be used to slow the switching speeds of the MOSFETs. Then, a snubber is added to each MOSFET to fine-tune the phase node slew rate and eliminate any further transients. Adding a drain-to-source snubber slows down the slew rate of the phase node and results in a more controlled excursion of the phase node voltage. The snubber consists of a resistor and a capacitor connected in series between the drain and source of the MOSFET. The resistor is chosen to keep the initial snubber voltage below a few volts when peak motor current is flowing through the body diode. The capacitor is then chosen to provide an RC time constant longer than the MOSFET body diode reverse recovery time. A  $0.1\Omega$ resistor is typically used, along with a 0.1 µF capacitor to provide an RC of 10 ns.

The power dissipated by the capacitor is calculated by applying Equation 17-5.

#### EQUATION 17-5: SNUBBER CAPACITOR POWER DISSIPATION

 $P_{DISS} = 2 \times \pi \times f \times C \times V^2 \times Dissipation \ Factor$ Where:  $f = PWM \ Frequency$ C = Capacitance $V = Motor \ Voltage$  $Dissipation \ Factor = 2 \times p \times f \times C \times ESR = ESR/Xc$ 

The capacitor and resistor form factors are chosen to handle the dissipated power.

### 17.26.5 MOTOR CURRENT SENSE CIRCUITRY


A sense resistor in series with the bridge ground return provides a current signal for feedback. This resistor should be non-inductive to minimize ringing from high di/dt. Any inductance in the power circuit represents potential problems in the form of additional voltage stress and ringing, as well as increasing switching times. While impractical to eliminate, careful layout and bypassing will minimize these effects. The output stage should be as compact as heat sinking will allow, with wide, short traces carrying all pulsed currents. Each half-bridge should be separately bypassed with a low-ESR/ESL capacitor, decoupling it from the rest of the circuit. Some layouts will allow the input filter capacitor to be split into three smaller values and serve double duty as the half-bridge bypass capacitors.

# 17.26.6 AUTO-BAUD CODE EXAMPLE

Example 17-1 is a dsPIC[®] DSC code example using the auto-baud function.

# EXAMPLE 17-1: dsPIC[®] DSC AUTO-BAUD EXAMPLE

```
/* create autobaud function using dsPIC built-in BREAK function
  * Fcy = Fosc/2
  * U1BRG 9600 = U1BRG = (Fcy/(16 * Baudrate)) - 1 where default Baudrate = 9600
  * Baudrate = FCY / ((U1BRG + 1) * 16)
   * /
                                 // enable UART
// Transmit enabled, UxTX pin control.
// Wait for transmit buffer to empty
// wait for last byte to finish transmitting
// Send BREAK command
// Dummy write to start BREAK command
// Dummy write to start BREAK sequence
comit
  U1MODEbits.ABAUD = 0;
                                            // stop the ABAUD counter
  U1MODEbits.UARTEN = 1;
                                           // Transmit enabled, UxTX pin controlled by UARTx
  U1STAbits.UTXEN = 1;
  while (U1STAbits.UTXBF);
  while(!U1STAbits.TRMT);
  U1STAbits.UTXBRK = 1;
  U1TXREG = 0 \times 00;
  while (UISTAbits.UTXBRK);
                                           // wait for last break bit to transmit
  while (!U1STAbits.TRMT);
                                           // reset UART - Required to abort sync
  U1RXREG = 0;
  U1RXREG = 1;
                                            // enable UART
    _delay_us(100);
                                            // make sure DE2 link is ready
  U1MODEbits.ABAUD = 1;
                                           // start the ABAUD counter upon receipt of next byte (0x55)
                                           // wait for ABAUD to complete
    delay ms(5);
  if (U1MODEbits.ABAUD) __delay_ms(5); // wait another 5 ms if ABAUD is not complete
                                            // NewBaudrate = FCY / ((U1BRG + 1) * 16);
                                            // new baudrate
  if (!U1MODEbits.ABAUD)
                                            // verify calculated baud rate is valid.
                                            // If not, use default 9600 baud rate.
                                            // verify new baud clock is within limits of U1BRG 9600 +/- 5%
  {
          if ((U1BRG > U1BRG 9600 MINUS 5 PERCENT)
                                                         & &
              (U1BRG < U1BRG 9600 PLUS 5 PERCENT))
          {
                                            // success, use new baudrate generator value
  }
          else
          {
                                            // failed, reload default 9600 baud rate clock
              U1BRG = U1BRG 9600;
          }
  }
  else
  {
                                            // Autobaud never completed, reload default 9600 baud rate clock
          U1MODEbits.ABAUD = 0;
                                            // stop the ABAUD counter
          U1BRG = U1BRG_9600;
  }
```



NOTES:

# 18.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Quadrature Encoder Interface (QEI)" (www.microchip.com/ DS70000601) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High Register
- 32-Bit Position Compare Low Register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Internal Timer mode

Figure 18-1 illustrates the QEI block diagram.

#### **FIGURE 18-1: QEI BLOCK DIAGRAM**



DS70005292F-page 228

# 18.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 18.1.1 KEY RESOURCES

- "Quadrature Encoder Interface (QEI)" (DS70000601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 18.2 QEI Control/Status Registers

#### REGISTER 18-1: QEI1CON: QEI1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
QEIEN		QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ⁽²⁾	IMV0 ⁽²⁾				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1	CCM0				
bit 7							bit (				
Legend:											
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	<b>QEIEN:</b> QEI	Module Counte	r Enable bit								
		ounters are en									
	0 = Module c	ounters are dis	abled, but SFI	Rs can be read	d or written to						
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	QEISIDL: QE	El Stop in Idle M	lode bit								
		ues module op			dle mode						
		s module opera			(4)						
bit 12-10		PIMOD[2:0]: Position Counter Initialization Mode Select bits ⁽¹⁾									
		111 = Reserved									
		110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals the QEI1GEC register									
	100 = Secon	100 = Second index event after home event initializes the position counter with the contents of the QEI/IC register									
		011 = First index event after home event initializes the position counter with the contents of the QEI1IC register									
		010 = Next index input event initializes the position counter with the contents of the QEI1IC register									
		index input eve									
L:1 0		input event doe	-								
bit 9		IMV1: Index Match Value for Phase B bit ⁽²⁾									
		1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0									
bit 8	IMV0: Index I	Match Value for	r Phase A bit ⁽²	)							
	1 = Phase A ı	match occurs w	hen QEA = 1								
		match occurs w									
bit 7	Unimplemen	ted: Read as '	0'								
Note 1:	When CCM[1:0] =	10 or 11, all of	the QEI count	ers operate as	s timers and the	PIMOD[2:0] bit	ts are ignored				
	When CCM[1:0] = POS1CNTL register	ers are reset. C	EA/QEB signa	als used for the	e index match h						
	applieu, as uelem	plied, as determined by the SWPAB and QEAPOL/QEBPOL bits.									

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

# REGISTER 18-1: QEI1CON: QEI1 CONTROL REGISTER (CONTINUED)

bit 6-4	<b>INTDIV[2:0]:</b> Timer Input Clock Prescale Select bits ⁽³⁾ (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select)
	111 = 1:128 prescale value 110 = 1:64 prescale value 101 = 1:32 prescale value
	101 = 1.32 prescale value 100 = 1:16 prescale value 011 = 1:8 prescale value
	010 = 1:4 prescale value 001 = 1:2 prescale value 000 = 1:1 prescale value
bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit
	<ul> <li>1 = Counter direction is negative unless modified by external up/down signal</li> <li>0 = Counter direction is positive unless modified by external up/down signal</li> </ul>
bit 2	GATEN: External Count Gate Enable bit
	<ul> <li>1 = External gate signal controls position counter operation</li> <li>0 = External gate signal does not affect position counter/timer operation</li> </ul>
bit 1-0	CCM[1:0]: Counter Control Mode Selection bits
	<ul> <li>11 = Internal Timer mode with optional external count is selected</li> <li>10 = External clock count with optional external count is selected</li> <li>01 = External clock count with external up/down direction is selected</li> <li>00 = Quadrature Encoder Interface Count mode (x4 mode) is selected</li> </ul>
Note 1:	When CCM[1:0] = 10 or 11, all of the QEI counters operate as timers and the PIMOD[2:0] bits are ignored.
•	

- 2: When CCM[1:0] = 00, and QEA and QEB values match the Index Match Value (IMV), the POS1CNTH and POS1CNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB					
bit 15	Ŀ						bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x					
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA					
bit 7							bit C					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'						
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
bit 15	QCAPEN: Q	El Position Cou	nter Input Cap	oture Enable bit	t							
		tch event trigge										
		tch event does	00 1	•								
bit 14		A1/QEB1/INDX		gital Filter Enab	le bit							
		digital filter is e digital filter is d		ssed)								
bit 13-11		•			lter Clock Divide	e Select hits						
	111 = 1:128		DATING	Digital input i								
	110 = 1:64 clock divide											
	101 = 1:32 clock divide											
	100 = 1:16 clock divide 011 = 1:8 clock divide											
	010 = 1.4 clock divide											
	001 = 1:2 clock divide 000 = 1:1 clock divide											
bit 10-9			Output Eupoti	on Mada Salad	t bito							
DIL 10-9	-	)]: QEI Module NCMP1 pin goe	•			3EC						
		11 = The CTNCMP1 pin goes high when QEI1LEC $\ge$ POS1CNT $\ge$ QEI1GEC 10 = The CTNCMP1 pin goes high when POS1CNT $\le$ QEI1LEC										
	01 = The CTNCMP1 pin goes high when POS1CNT $\geq$ QEI1GEC											
1 11 0	00 = Output i											
bit 8		<b>SWPAB:</b> Swap QEA1 and QEB1 Inputs bit 1 = QEA1 and QEB1 are swapped prior to guadrature decoder logic										
		d QEB1 are sw d QEB1 are not		quadrature de	coder logic							
bit 7				it								
	<b>HOMPOL:</b> HOME1 Input Polarity Select bit 1 = Input is inverted											
	0 = Input is not inverted											
bit 6	IDXPOL: INDX1 Input Polarity Select bit											
	1 = Input is in											
bit 5	-	0 = Input is not inverted										
DILO	<b>QEBPOL:</b> QEB1 Input Polarity Select bit 1 = Input is inverted											
	0 = Input is n											
bit 4	QEAPOL: QE	EA1 Input Polar	ity Select bit									
	1 = Input is i											
	0 = Input is r											
bit 3		is of HOME1 In	put Pin After F	Polarity Control	bit							
	1 = Pin is at 0 = Pin is at	•										
	o inioat											

# REGISTER 18-2: QEI1IOC: QEI1 I/O CONTROL REGISTER

#### REGISTER 18-2: QEI1IOC: QEI1 I/O CONTROL REGISTER (CONTINUED)

- bit 2 INDEX: Status of INDX1 Input Pin After Polarity Control bit
  - 1 = Pin is at logic '1'
    - 0 = Pin is at logic '0'
- bit 1 QEB: Status of QEB1 Input Pin After Polarity Control and SWPAB Pin Swapping bit 1 = Pin is at logic '1'
  - 0 = Pin is at logic '0'
- bit 0 QEA: Status of QEA1 Input Pin After Polarity Control and SWPAB Pin Swapping bit
  - 1 = Pin is at logic '1'
  - 0 = Pin is at logic '0'

# REGISTER 18-3: QEI1STAT: QEI1 STATUS REGISTER

U-0	U-0	HS/R/C-0	R/W-0	HS/R/C-0	R/W-0	HS/R/C-0	R/W-0			
—	—	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN			
bit 15							bit 8			
HS/R/C-0	R/W-0	HS/R/C-0	R/W-0	HS/R/C-0	R/W-0	HS/R/C-0	R/W-0			
PCIIRQ ⁽¹⁾	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN			
bit 7							bit 0			
			0 11 1 1	<u> </u>						
Legend:		HS = Hardware		C = Clearable						
R = Readable		W = Writable k	Dit	•	mented bit, rea					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
			,							
bit 15-14	-	ted: Read as '0				:4				
bit 13	1 = POS1CN		er Greater Tha	n or Equal Cor	npare Status b	π				
bit 12		Position Counte	r Craatar Tha	or Fruel Cor	nnara Interrunt	Enchla hit				
DIL 12	1 = Interrupt i		i Greater Ina		npare interrupt	Enable bit				
	0 = Interrupt i									
bit 11	PCLEQIRQ:	Position Counte	r Less Than o	r Equal Compa	are Status bit					
	1 = POS1CN ⁻ 0 = POS1CN ⁻	T ≤ QEI1LEC								
bit 10		PCLEQIEN: Position Counter Less Than or Equal Compare Interrupt Enable bit								
	1 = Interrupt i									
	0 = Interrupt i	s disabled								
bit 9		Position Counte	er Overflow Sta	atus bit						
	1 = Overflow	has occurred ow has occurred	4							
bit 8				orrupt Epoblo k	ait					
DILO		Position Counte s enabled		enupt Enable t	JIL					
	1 = Interrupt is enabled 0 = Interrupt is disabled									
bit 7	PCIIRQ: Posi	tion Counter (H	oming) Initializ	ation Process	Complete Stat	us bit ⁽¹⁾				
		T was reinitializ T was not reiniti								
bit 6	PCIIEN: Posit	tion Counter (He	oming) Initializ	ation Process	Complete inter	rupt Enable bit				
	1 = Interrupt i 0 = Interrupt i									
bit 5	-	Velocity Counte	r Overflow Sta	tus bit						
	1 = Overflow	-								
	0 = No overflo	ow has not occu	irred							
bit 4	VELOVIEN: \	/elocity Counter	Overflow Inte	rrupt Enable b	it					
	1 = Interrupt i 0 = Interrupt i									
bit 3	HOMIRQ: Sta	atus Flag for Ho	me Event Stat	us bit						
		ent has occurre event has occu								
Note de Thi		alv applicable to		1 (044)						

Note 1: This status bit is only applicable to PIMOD[2:0] modes, '011' and '100'.

### REGISTER 18-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

 bit 2
 HOMIEN: Home Input Event Interrupt Enable bit

 1 = Interrupt is enabled
 0 = Interrupt is disabled

 bit 1
 IDXIRQ: Status Flag for Index Event Status bit

 1 = Index event has occurred
 0 = No Index event has occurred

 bit 0
 IDXIEN: Index Input Event Interrupt Enable bit

 1 = Interrupt is enabled
 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD[2:0] modes, '011' and '100'.

# REGISTER 18-4: POS1CNTH: POSITION COUNTER 1 HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCI	NT[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCI	NT[23:16]			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **POSCNT[31:16]:** High Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

#### REGISTER 18-5: POS1CNTL: POSITION COUNTER 1 LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSC	NT[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POS	CNT[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set	' = Bit is set '0' = Bit is cleared x = Bit		x = Bit is unkr	nown	

bit 15-0 **POSCNT[15:0]:** Low Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

#### REGISTER 18-6: POS1HLD: POSITION COUNTER 1 HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	LD[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSH	ILD[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-0 **POSHLD[15:0]:** Hold Register for Reading and Writing POS1CNTH bits

# REGISTER 18-7: VEL1CNT: VELOCITY COUNTER 1 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		VELC	NT[15:8]					
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		VELC	NT[7:0]					
						bit 0		
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
alue at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u		x = Bit is unkr	nown					
	R/W-0	R/W-0 R/W-0	R/W-0     R/W-0       R/W-0     VELC       VELC     VELC	VELCNT[15:8]           R/W-0         R/W-0           VELCNT[7:0]           Dit         W = Writable bit	VELCNT[15:8]           R/W-0         R/W-0         R/W-0           VELCNT[7:0]         VELCNT[7:0]	VELCNT[15:8]           R/W-0         R/W-0         R/W-0         R/W-0           VELCNT[7:0]         VELCNT[7:0]		

bit 15-0 VELCNT[15:0]: Velocity Counter bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT[23:16]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

#### REGISTER 18-8: INDX1CNTH: INDEX COUNTER 1 HIGH WORD REGISTER

bit 15-0 INDXCNT[31:16]: High Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

# REGISTER 18-9: INDX1CNTL: INDEX COUNTER 1 LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDX	CNT[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
1							

bit 15-0 INDXCNT[15:0]: Low Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

# REGISTER 18-10: INDX1HLD: INDEX COUNTER 1 HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INDXF	ILD[15:8]				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INDX	HLD[7:0]				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U					U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u			x = Bit is unkr	nown				

bit 15-0 INDXHLD[15:0]: Hold Register for Reading and Writing INDX1CNTH bits

# REGISTER 18-11: QEI1ICH: QEI1 INITIALIZATION/CAPTURE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C[23:16]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 QEIIC[31:16]: High Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

### REGISTER 18-12: QEI1ICL: QEI1 INITIALIZATION/CAPTURE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEI	C[15:8]				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QE	IC[7:0]				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bi		x = Bit is unkr	nown	

bit 15-0 **QEIIC[15:0]:** Low Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

# REGISTER 18-13: QEI1LECH: QEI1 LESS THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	C[23:16]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					d as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unl				x = Bit is unkr	nown		

bit 15-0 **QEILEC[31:16]:** High Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

#### REGISTER 18-14: QEI1LECL: QEI1 LESS THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEILE	EC[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIL	EC[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	W = Writable b	nented bit, rea	d as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is				x = Bit is unkr	nown		

bit 15-0 **QEILEC[15:0]:** Low Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

# REGISTER 18-15: QEI1GECH: QEI1 GREATER THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		QEIG	EC[31:24]			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		QEIG	EC[23:16]			
						bit 0
bit	W = Writable bi	it	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unkr	iown			
	R/W-0	R/W-0 R/W-0 bit W = Writable bi	QEIG R/W-0 R/W-0 QEIG bit W = Writable bit	QEIGEC[31:24]           R/W-0         R/W-0           QEIGEC[23:16]           bit         W = Writable bit         U = Unimplen	QEIGEC[31:24]           R/W-0         R/W-0         R/W-0           QEIGEC[23:16]         QEIGEC[23:16]	QEIGEC[31:24]           R/W-0         R/W-0         R/W-0         R/W-0           QEIGEC[23:16]         U = Unimplemented bit, read as '0'

bit 15-0 **QEIGEC[31:16]:** High Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

#### REGISTER 18-16: QEI1GECL: QEI1 GREATER THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIG	EC[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIG	EC[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0		d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **QEIGEC[15:0]:** Low Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

# REGISTER 18-17: INT1TMRH: INTERVAL 1 TIMER HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-U	R/VV-0	R/VV-U
			INTTM	R[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	R[23:16]			
bit 7							bit (

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 INTTMR[31:16]: High Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

# REGISTER 18-18: INT1TMRL: INTERVAL 1 TIMER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTT	/IR[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTT	MR[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit		bit	U = Unimplemented bit,		d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 INTTMR[15:0]: Low Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

### REGISTER 18-19: INT1HLDH: INTERVAL 1 TIMER HOLD HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	.D[31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	.D[23:16]			
bit 7						ł	
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 INTHLD[31:16]: Hold Register for Reading and Writing INT1TMRH bits

### REGISTER 18-20: INT1HLDL: INTERVAL 1 TIMER HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	_D[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	LD[7:0]			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'		d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	cleared x = Bit is unknown	

bit 15-0 INTHLD[15:0]: Hold Register for Reading and Writing INT1TMRL bits

# 19.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (www.microchip.com/ DS70005185) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces.

The dsPIC33EDV64MC205 device offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.


Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules. The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See Section 30.0 "Electrical Characteristics" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Client Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 19-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.



# FIGURE 19-1: SPIX MODULE BLOCK DIAGRAM

# 19.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the Host may not be initialized before the Client:
  - a) If FRMPOL (SPIxCON2[13]) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on  $\overline{SSx}$ .

Note:	This	insures	that	the	first	fr	ame
	transr	nission a	after i	nitializ	ation	is	not
	shifte	d or corru	oted.				

- 2. <u>In Non-Framed Three-Wire mode (i.e., not using SSx</u> from a Host):
  - a) If CKP (SPIxCON1[6]) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
- **Note:** This will insure that during power-up and initialization, the Host/Client will not lose sync due to an errant SCKx transition that would cause the Client to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- 3. FRMEN (SPIxCON2[15]) = 1 and SSEN (SPIxCON1[7]) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
  - Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 30.0 "Electrical Characteristics" for details.
- In Host mode only, set the SMP bit (SPIxCON1[9]) to a '1' for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1[5]) is set.

To avoid invalid Client read data to the Host, the user's Host software must ensure enough time for Client software to fill its write buffer before the user application initiates a Host write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next Host transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

# 19.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 19.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 19.3 SPIx Control/Status Registers

# REGISTER 19-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
SPIEN		SPISIDL	—	_	SPIBEC2	SPIBEC1	SPIBEC0
bit 15					•		bit 8
R/W-0	HS/R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	HS/HC/R-0	HS/HC/R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit (
Legend:		C = Clearabl	e bit	HS = Hardware		HC = Hardwar	e Clearable bi
R = Readable	e bit	W = Writable	bit	U = Unimpleme	ented bit, read a	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clear	ed	x = Bit is unkr	iown
L:4 1 5		. En abla bit					
bit 15	SPIEN: SPIx		d configurac (	SCKx, SDOx, SD	$\frac{1}{2}$	aarial part pipa	
	0 = Disables		la configures a	SCRX, SDOX, SL		senai port pins	
bit 14	Unimpleme	nted: Read as	<b>'</b> 0 <b>'</b>				
bit 13	-	Plx Stop in Idle					
				hen device ente	rs Idle mode		
		es the module		lle mode			
bit 12-11	Unimpleme	nted: Read as	'0'				
bit 10-8		: SPIx Buffer	Element Cour	t bits (valid in Er	hanced Buffer	mode)	
	<u>Host mode:</u> Number of S	Plx transfers t	hat are pendir	ıg.			
	Client mode: Number of S	Plx transfers t	hat are unread	J.			
bit 7	SRMPT: SPI	x Shift Registe	er (SPIxSR) Ei	mpty bit (valid in	Enhanced Buff	er mode)	
		ft register is er ft register is no		ady to send or re	ceive data		
bit 6	SPIROV: SP	Ix Receive Ov	erflow Flag bit	t			
		yte/word is con ne SPIxBUF re		ed and discarded;	the user applic	ation has not rea	ad the previous
	0 = No over	low has occurr	ed				
bit 5			FO Empty bit	(valid in Enhance	ed Buffer mode	·)	
hit 1 0		is not empty	tarrupt Mada k	vite (valid in Enh	anaad Duffar m	odo)	
bit 4-2			-	oits (valid in Enha ouffer is full (SPI		ode)	
	110 = Interro	upt when last l	pit is shifted in	to SPIxSR, and a out of SPIxSR	as a result, the		oty
	100 = Interro			d into the SPIxSF			has one ope
			Plx receive b	uffer is full (SPIR	BF bit is set)		
		•		uffer is 3/4 or mo		· • · · ·	
				in the receive but receive buffer a	•	,	uffor in amot
	uuu – merri	ior when the l	asi dala in me	receive nuier 2	na raan ann a	saresuu ine i	

#### REGISTER 19-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPIxTXB is full
  - 0 = Transmit started, SPIxTXB is empty

#### Standard Buffer mode:

Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.

#### Enhanced Buffer mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

#### bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

#### Standard Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

#### Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

REGISTER 19-2: SPIxCON1: SPIx CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾		
bit 15		•			•		bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SSEN ⁽²⁾	CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾		
bit 7	·				·		bit		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-13	-	ted: Read as							
bit 12		able SCKx Pin	•	• •					
		PIx clock is di PIx clock is er		ctions as I/O					
bit 11		able SDOx Pir							
	1 = SDOx pin is not used by the module; pin functions as I/O								
		is controlled b							
bit 10	MODE16: Wo	ord/Byte Comn	nunication Sele	ect bit					
		nmunication is word-wide (16 bits)							
	0 = Commun	ication is byte-	wide (8 bits)						
bit 9	SMP: SPIx D	ata Input Sam	ole Phase bit						
	Host mode:								
		a are sampled a are sampled							
	Client mode:	a are sampled			line				
		cleared when	SPIx is used i	n Client mode					
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽¹⁾						
		•			Clock state to le		•		
		-			ock state to Act	ive Clock state	(refer to bit 6		
bit 7		Select Enable	•	de) ⁽²⁾					
		s used for Clier		ic controlled l	by port function				
bit 6		Polarity Select		r is controlled i	by port function				
		for clock is a h		ve state is a lo					
		for clock is a l							
bit 5		t Mode Enable		0					
	1 = Host mod								
	0 = Client mo	de							
Note 1: ⊤	he CKE bit is not	used in Frame	d SPI modes. I	Program this bi	it to '0' for Fram	ed SPI modes (	FRMEN = 1		
	his bit must be cl			- 3		(			

**3:** Do not set both primary and secondary prescalers to the value of 1:1.

#### REGISTER 19-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE[2:0]: Secondary Prescale bits (Host mode)⁽³⁾
  - 111 = Secondary prescale 1:1
  - 110 = Secondary prescale 2:1
  - •
  - .
  - 000 = Secondary prescale 8:1

# bit 1-0 **PPRE[1:0]:** Primary Prescale bits (Host mode)⁽³⁾

- 11 = Primary prescale 1:1
- 10 = Primary prescale 4:1
- 01 = Primary prescale 16:1
- 00 = Primary prescale 64:1

# Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).

- 2: This bit must be cleared when FRMEN = 1.
- **3:** Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—	—	—	—	_			
oit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	—	—	_	—	_	FRMDLY	SPIBEN			
oit 7							bit C			
_egend:										
R = Readable	e bit	W = Writable b	it	U = Unimplem	nented bit, rea	ıd as '0'				
-n = Value at POR '1' :		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
pit 15	FRMEN: Fra	med SPIx Suppo	ort bit							
		1 = Framed SPIx support is enabled ( $\overline{SSx}$ pin is used as Frame Sync pulse input/output)								
	0 = Framed S	SPIx support is d	isabled							
pit 14	SPIFSD: Fra	PIFSD: Frame Sync Pulse Direction Control bit								
	-	1 = Frame Sync pulse input (Client)								
	-	/nc pulse output	( )							
pit 13		ame Sync Pulse	•							
		/nc pulse is activ /nc pulse is activ								
oit 12-2	-	ited: Read as '0								
	-									
pit 1		ame Sync Pulse								
	$\perp$ = Frame 5		ies with iirst							
		nc pulse coincio								
vit O	0 = Frame S	nc pulse precec	les first bit c							
pit 0	0 = Frame S SPIBEN: Ent		les first bit c nable bit							

# REGISTER 19-3: SPIxCON2: SPIx CONTROL REGISTER 2

# 20.0 INTER-INTEGRATED CIRCUIT (I²C)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit (I²C)" (www.microchip.com/DS70000195) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.
  - There are minimum bit rates of approximately Fcy/512. As a result, high processor speeds may not support 100 Kbit/second operation. See Parameters IM10 and IM11 in Section 30.0 "Electrical Characteristics".

The dsPIC33EDV64MC205 device contains two Inter-Integrated Circuit ( $I^2C$ ) modules: I2C1 and I2C2.

The  $l^2C$  module provides complete hardware support for both Client and Multi-Host modes of the  $l^2C$  serial communication standard with a 16-bit interface.


The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C Interface Supporting Both Host and Client modes of Operation
- I²C Client mode Supports 7 and 10-Bit Addressing
- I²C Host mode Supports 7 and 10-Bit Addressing
- I²C Port allows Bidirectional Transfers between Host and Clients
- Serial Clock Synchronization for I²C Port can be Used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I²C Supports Multi-Host Operation, Detects Bus Collision and Arbitrates Accordingly
- Intelligent Platform Management Interface (IPMI)
   Support
- System Management Bus (SMBus) Support

FIGURE 20-1: I2Cx BLOCK DIAGRAM (x = 1 OR 2)



# 20.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

# 20.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# 20.2 I²C Control/Status Registers

#### REGISTER 20-1: I2CxCON: I2Cx CONTROL REGISTER

— R/W-0	I2CSIDL	SCLREL	IPMIEN ⁽¹⁾	A10M	DISSLW	SMEN			
R/W-0									
R/W-0						bit 8			
R/VV-0									
	R/W-0	HC/R/W-0	HC/R/W-0	HC/R/W-0	HC/R/W-0	HC/R/W-0			
STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
						bit (			
	HC = Hardware	Clearable bit							
t	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'				
R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
	Enable bit								
-		and configures	the SDAx and	SCI x nins as a	serial port pins				
nimplement	ted: Read as '0'								
CSIDL: 12C	x Stop in Idle Mo	de bit							
				dle mode					
1 = Releases SCLx clock									
0 = Holds SCLx clock low (clock stretch)									
If STREN = 1:									
Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the beginning of every Client data byte transmission. Hardware is clear at the end of every Client									
address byte reception. Hardware is clear at the end of every Client data byte reception.									
$\frac{\text{If STREN = 0:}}{Ritio P/S (i.e., software can only write (1) to release clearly). Herebyers is clear at the beginning of even$									
Client data byte transmission. Hardware is clear at the end of every Client address byte reception.									
-				-	,	·			
0 = IPMI mode is disabled									
10M: 10-Bit	Client Address b	it							
1 = I2CxADD is a 10-bit Client address									
0 = I2CxADD is a 7-bit Client address									
1 = Slew rate control is disabled 0 = Slew rate control is enabled									
MEN: SMBu	is Input Levels bi	it							
= Enables I/	O pin thresholds	compliant with	n SMBus speci	fication					
	•		ing as I ² C Clie	nt)					
<b>GCEN:</b> General Call Enable bit (when operating as I ² C Client) 1 = Enables interrupt when a general call address is received in I2CxRSR (module is enabled for reception) 0 = General call address is disabled									
	= Enables ti = Disables ti nimplement CSIDL: 12C2 = Discontinues CLREL: SC = Releases = Holds SCI STREN = 1: it is R/W (i.e the beginni ddress byte STREN = 0: it is R/S (i.e. lient data by MIEN: Intell = IPMI mod = IPMI mod = IPMI mod = IPMI mod = I2CxADD = 12CxADD = 12CxADD = SIEW: Disa = Slew rate = Slew rate = Slew rate = Enables I/ = Disables S	W = Writable bit R '1' = Bit is set CEN: I2Cx Enable bit = Enables the I2Cx module a = Disables the I2Cx module; nimplemented: Read as '0' CSIDL: I2Cx Stop in Idle Mo = Discontinues module operation CLREL: SCLx Release Cont = Releases SCLx clock = Holds SCLx clock low (clock STREN = 1: t is R/W (i.e., software can we the beginning of every Cliest ddress byte reception. Hardwe STREN = 0: t is R/S (i.e., software can or lient data byte transmission. PMIEN: Intelligent Peripheral = IPMI mode is enabled; all a = IPMI mode is disabled 10M: 10-Bit Client Address b = I2CxADD is a 7-bit Client a ISSLW: Disable Slew Rate C = Slew rate control is disable = Slew rate control is disable = Slew rate control is disable = Enables I/O pin thresholds = Disables SMBus input threat = D	R       '1' = Bit is set         CEN: I2Cx Enable bit         = Enables the I2Cx module and configures         = Disables the I2Cx module; all I ² C pins are         nimplemented: Read as '0'         CSIDL: I2Cx Stop in Idle Mode bit         = Discontinues module operation when deverted to the continues module operation in Idle mode         CLREL: SCLx Release Control bit (when operations and the control of the	t       W = Writable bit       U = Unimplet         R       '1' = Bit is set       '0' = Bit is cle         CEN: I2Cx Enable bit         = Enables the I2Cx module and configures the SDAx and         = Disables the I2Cx module; all I ² C pins are controlled by         nimplemented: Read as '0'         CSIDL: I2Cx Stop in Idle Mode bit         = Discontinues module operation when device enters an I         = Continues module operation in Idle mode         CLREL: SCLx Release Control bit (when operating as I ² C         EReleases SCLx clock         = Holds SCLx clock low (clock stretch)         STREN = 1:         t is R/W (i.e., software can write '0' to initiate stretch and we         the software can only write '1' to release clock). He         ddress byte reception. Hardware is clear at the end of ever         STREN = 0:         ti s R/S (i.e., software can only write '1' to release clock). He         IPMI mode is enabled; all addresses are Acknowledged         IPMI mode is disabled         IOM: 10-Bit Client Address bit         El2CxADD is a 10-bit Client address         ISSLW: Disable Slew Rate Control bit         Elable si /O pin thresholds compliant with SMBus speci <td>t W = Writable bit U = Unimplemented bit, read R '1' = Bit is set '0' = Bit is cleared CEN: I2Cx Enable bit = Enables the I2Cx module and configures the SDAx and SCLx pins as s = Disables the I2Cx module; all I²C pins are controlled by port functions nimplemented: Read as '0' CSIDL: I2Cx Stop in Idle Mode bit = Discontinues module operation when device enters an Idle mode = Continues module operation when device enters an Idle mode = Continues module operation in Idle mode CLREL: SCLx Release Control bit (when operating as I²C Client) = Releases SCLx clock = Holds SCLx clock low (clock stretch) <u>STREN = 1:</u> t is R/W (i.e., software can write '0' to initiate stretch and write '1' to release the beginning of every Client data byte transmission. Hardware is clear dress byte reception. Hardware is clear at the end of every Client data b <u>STREN = 0:</u> t is R/S (i.e., software can only write '1' to release clock). Hardware is clear it is R/S (i.e., software can only write '1' to release clock). Hardware is clear to be ginning of every Client address are Acknowledged = IPMI mode is enabled; all addresses are Acknowledged = IPMI mode is disabled 10M: 10-Bit Client Address bit = I2CxADD is a 10-bit Client address ISSLW: Disable Slew Rate Control bit = Slew rate control is disabled = Slew rate control is disabled = Slew rate control is enabled MEN: SMBus Input Levels bit = Enables I/O pin thresholds compliant with SMBus specification</td> <td>t       W = Writable bit       U = Unimplemented bit, read as '0'         R       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         CEN: I2Cx Enable bit       = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins         = Disables the I2Cx module; all I²C pins are controlled by port functions         nimplemented: Read as '0'         CSIDL: I2Cx Stop in Idle Mode bit         = Discontinues module operation when device enters an Idle mode         Ccntinues module operation in Idle mode         CLREL: SCLx Release Control bit (when operating as I²C Client)         = Releases SCLx clock         = Holds SCLx clock low (clock stretch)         STREN = 1:         tis R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the end of dress byte reception. Hardware is clear at the end of every Client data byte reception. STREN = 0:         tis R/S (i.e., software can only write '1' to release clock). Hardware is clear at the begin lient data byte transmission. Hardware is clear at the end of every Client address byte reception. Stress are Acknowledged         = IPMI mode is enabled; all addresses are Acknowledged         = IPMI mode is disabled         10M: 10-Bit Client Address bit         = I2CxADD is a 7-bit Client address         ISSLW: Disable Slew Rate Control bit         = Slew rate control is disabled         &lt;</td>	t W = Writable bit U = Unimplemented bit, read R '1' = Bit is set '0' = Bit is cleared CEN: I2Cx Enable bit = Enables the I2Cx module and configures the SDAx and SCLx pins as s = Disables the I2Cx module; all I ² C pins are controlled by port functions nimplemented: Read as '0' CSIDL: I2Cx Stop in Idle Mode bit = Discontinues module operation when device enters an Idle mode = Continues module operation when device enters an Idle mode = Continues module operation in Idle mode CLREL: SCLx Release Control bit (when operating as I ² C Client) = Releases SCLx clock = Holds SCLx clock low (clock stretch) <u>STREN = 1:</u> t is R/W (i.e., software can write '0' to initiate stretch and write '1' to release the beginning of every Client data byte transmission. Hardware is clear dress byte reception. Hardware is clear at the end of every Client data b <u>STREN = 0:</u> t is R/S (i.e., software can only write '1' to release clock). Hardware is clear it is R/S (i.e., software can only write '1' to release clock). Hardware is clear to be ginning of every Client address are Acknowledged = IPMI mode is enabled; all addresses are Acknowledged = IPMI mode is disabled 10M: 10-Bit Client Address bit = I2CxADD is a 10-bit Client address ISSLW: Disable Slew Rate Control bit = Slew rate control is disabled = Slew rate control is disabled = Slew rate control is enabled MEN: SMBus Input Levels bit = Enables I/O pin thresholds compliant with SMBus specification	t       W = Writable bit       U = Unimplemented bit, read as '0'         R       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         CEN: I2Cx Enable bit       = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins         = Disables the I2Cx module; all I ² C pins are controlled by port functions         nimplemented: Read as '0'         CSIDL: I2Cx Stop in Idle Mode bit         = Discontinues module operation when device enters an Idle mode         Ccntinues module operation in Idle mode         CLREL: SCLx Release Control bit (when operating as I ² C Client)         = Releases SCLx clock         = Holds SCLx clock low (clock stretch)         STREN = 1:         tis R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the end of dress byte reception. Hardware is clear at the end of every Client data byte reception. STREN = 0:         tis R/S (i.e., software can only write '1' to release clock). Hardware is clear at the begin lient data byte transmission. Hardware is clear at the end of every Client address byte reception. Stress are Acknowledged         = IPMI mode is enabled; all addresses are Acknowledged         = IPMI mode is disabled         10M: 10-Bit Client Address bit         = I2CxADD is a 7-bit Client address         ISSLW: Disable Slew Rate Control bit         = Slew rate control is disabled         <			

Note 1: When performing Host operations, ensure that the IPMIEN bit is set to '0'.

# REGISTER 20-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	<b>STREN:</b> SCLx Clock Stretch Enable bit (when operating as I ² C Client) Used in conjunction with the SCLREL bit.
	1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	<b>ACKDT:</b> Acknowledge Data bit (when operating as I ² C Host, applicable during Host receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I ² C Host, applicable during Host receive)
	<ul> <li>1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware is clear at the end of the Host Acknowledge sequence</li> <li>0 = Acknowledge sequence is not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I ² C Host)
	1 = Enables Receive mode for $I^2C$ ; hardware is clear at the end of the eighth bit of the Host receive data byte
	0 = Receive sequence is not in progress
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I ² C Host)
	1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at the end of the Host Stop sequence
	0 = Stop condition is not in progress
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I ² C Host)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware is clear at the end of the Host Repeated Start sequence
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C Host)
	1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at the end of the Host Start sequence
	0 = Start condition is not in progress

Note 1: When performing Host operations, ensure that the IPMIEN bit is set to '0'.

# REGISTER 20-2: I2CxSTAT: I2Cx STATUS REGISTER

HSC/R-0	HSC/R-0	U-0	U-0	U-0	HS/R/C-0	HSC/R-0	HSC/R-0				
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10				
bit 15	•			•			bit 8				
HS/R/C-0	HS/R/C-0	HSC/R-0	HSC/R/C-0	HSC/R/C-0	HSC/R-0	HSC/R-0	HSC/R-0				
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF				
bit 7							bit 0				
Legend:		C = Clearab			re Settable bit		ettable/Clearable bit				
R = Readabl		W = Writable		•	nented bit, read						
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is clea	ared	x = Bit is unknown					
1.1.45			0		2011		· · · · ·				
bit 15				nen operating a	as I ² C Host, app	licable to Host trans	mit operation)				
	-	received fror ceived from	-								
			-	f Client Acknow	vledge.						
bit 14						ble to Host transmit	operation)				
	1 = Host tra	ansmit is in p	rogress (eigh	t bits + ACK)							
		ansmit is not									
				ost transmissic	n. Hardware is	clear at the end of C	Client Acknowledge.				
bit 13-11	-	ented: Read									
bit 10		Bus Collision			4						
	<ul> <li>1 = A bus collision has been detected during a Host operation</li> <li>0 = No bus collision has been detected</li> </ul>										
	Hardware is set at detection of a bus collision.										
bit 9	GCSTAT: 0	General Call	Status bit								
	1 = Genera	al call addres	s was receive	ed							
			s was not rec								
				ies general ca	ll address. Hard	dware is clear at Sto	op detection.				
bit 8		-Bit Address									
	<ul> <li>1 = 10-bit address was matched</li> <li>0 = 10-bit address was not matched</li> </ul>										
	Hardware is set at the match of the 2nd byte of the matched 10-bit address. Hardware is clear at Stop detection.										
bit 7	IWCOL: 12	Cx Write Col	lision Detect I	oit							
	1 = An attempt to write to the I2CxTRN register failed because the I ² C module is busy										
	0 = No collision										
1:10		Hardware is set at the occurrence of a write to I2CxTRN while busy (cleared by software).									
bit 6			verflow Flag		rwoo still boldi	as the providue but					
	1 = A byte v 0 = No ove		while the izu	JXRUV registe	r was suii noidii	ng the previous byte	3				
	Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).										
bit 5	D_A: Data/	Address bit	when operati	ng as I ² C Clie	nt)						
			st byte receiv								
			•	ed was a devi							
L:+ 4		s clear at a c	evice addres	s match. Hard	ware is set by r	eception of a Client	byte.				
bit 4	P: Stop bit										
	<ul> <li>1 = Indicates that a Stop bit has been detected last</li> <li>0 = Stop bit was not detected last</li> </ul>										
				n detected last							

# REGISTER 20-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I ² C Client)
	1 = Read – Indicates data transfer is output from the Client
	0 = Write – Indicates data transfer is input to the Client
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

### REGISTER 20-3: I2CxMSK: I2Cx CLIENT MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	_	_	—	—	AMS	K[9:8]
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMSI	<[7:0]			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				iown			

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK[9:0]: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK[6:0] only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

# 21.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Universal Asynchronous Receiver Transmitter (UART)" (www.microchip.com/DS70000582) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device contains two UART modules.

The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module includes an IrDA[®] encoder and decoder.

The primary features of the UARTx module are:


- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 21-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver

### FIGURE 21-1: UARTX SIMPLIFIED BLOCK DIAGRAM



# 21.1 UART Helpful Tips

- 1. In multi-node, direct connect UART networks, receive inputs react UART to the complementary logic level defined by the URXINV bit (UxMODE[4]), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin, depending on the value of the URXINV bit.
  - a) If URXINV = 0, use a pull-up resistor on the RX pin.
  - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the UxRX pin of the UARTx module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

# 21.2 UART Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 21.2.1 KEY RESOURCES

- "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 21.3 UARTx Control/Status Registers

REGISTER	21-1: UxMC	DDE: UARTx	MODE REG	ISTER			
R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	_	_	UEN1	UEN0
bit 15							bit 8
HC/R/W-0	R/W-0	HC/R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7	EI BROIT	/ B/ (OB	Orotaitv	BROH	TDOLLT	1 DOLLO	bit
Legend:		HC = Hardwar	-			(0)	
R = Readable		W = Writable k	Dit	-	ented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	lown
bit 15	UARTEN: UA	RTx Enable bit	(1)				
				controlled by U controlled by F			onsumption i
bit 14	Unimplemen	ted: Read as 'o	,				
oit 13	USIDL: UART	Tx Stop in Idle N	/lode bit				
		ues module op s module opera		device enters Id	le mode		
pit 12		Encoder and De					
	1 = IrDA enco	oder and decod	er are enableo	b			
bit 11-10		ted: Read as '0		u			
bit 9-8	-	RTx Pin Enable					
	11 = UxTX, U 10 = Reserve 01 = Reserve	lxRX and BCLK d	x pins are ena				
bit 7	WAKE: Wake	-up on Start bit	Detect During	Sleep Mode Ei	nable bit		
	in hardwa	ontinues to san are on the follov -up is enabled		pin, interrupt is je	generated on t	the falling edge	; bit is cleare
bit 6	LPBACK: UA	RTx Loopback	Mode Select b	oit			
		Loopback mode .oopback mode	•				
bit 5	ABAUD: Auto	-Baud Enable I	oit				
	before ot		d in hardware	ne next characte upon completic completed		eception of a Sy	nc field (55h
bit 4	URXINV: UAF	RTx Receive Po	larity Inversio	n bit			
	1 = UxRX Idle 0 = UxRX Idle						
"ds		amily Reference		<b>er Transmitter (</b> nformation on e			

### REGISTER 21-1: UxMODE: UARTx MODE REGISTER

**2:** This feature is only available for the 16x BRG mode (BRGH = 0).

# REGISTER 21-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
     0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL[1:0]:** Parity and Data Selection bits
  - 11 **= 9-bit data, no parity** 
    - 10 = 8-bit data, odd parity
    - 01 = 8-bit data, even parity
    - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit
- **Note 1:** Refer to the **"Universal Asynchronous Receiver Transmitter (UART)"** (DS70000582) section in the *"dsPIC33/PIC24 Family Reference Manual"* for information on enabling the UARTx module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	HC/R/W-0	R/W-0	R-0	R-1				
			0-0		UTXEN ⁽¹⁾	-					
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0				
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA				
bit 7							bit 0				
Legend:		HC = Hardward	Cloarable bit	C = Clearable	o hit						
-	. I.: A										
R = Readable		W = Writable b	nt	•	mented bit, rea						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 15,13	<ul> <li>11 = Reserve</li> <li>10 = Interrupt</li> <li>transmit</li> <li>01 = Interrupt</li> <li>are com</li> <li>00 = Interrupt</li> </ul>	t when a charac buffer becomes t when the last c	eter is transferre s empty haracter is shift ter is transferred	d to the Transr ed out of the Tra d to the Transm	nit Shift Registe ansmit Shift Re	gister; all trans	mit operations				
bit 14	If IREN = 0:           1 = UXTX Idle           0 = UXTX Idle           If IREN = 1:           1 = IrDA encode		e state is '1'	bit							
bit 12	Unimplemen	ted: Read as '0	,								
bit 11	UTXBRK: UA	ARTx Transmit E	Break bit								
	cleared b	ync Break on ne by hardware upo eak transmissior	on completion		owed by twelve	'0' bits, followe	ed by Stop bit;				
bit 10	UTXEN: UAR	RTx Transmit En	able bit ⁽¹⁾								
		is enabled, Ux is disabled, any ORT			ed and buffer is	reset; UxTX pi	in is controlled				
bit 9	UTXBF: UAR	Tx Transmit Bu	ffer Full Status	bit (read-only)							
	1 = Transmit										
		Transmit buffer is not full, at least one more character can be written									
bit 8	1 = Transmit	mit Shift Registe Shift Register is Shift Register is	empty and tran	ismit buffer is e			as completed)				
bit 7-6	URXISEL[1:0	]: UARTx Rece	ive Interrupt Mo	ode Selection b	oits						
	<ul> <li>URXISEL[1:0]: UARTx Receive Interrupt Mode Selection bits</li> <li>11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has four data characters)</li> <li>10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has three data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer; receive buffer has one or more characters</li> </ul>										
Noto 1: Re		vorsal Asynchr				000582) sectio	n in the				

# REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

**Note 1:** Refer to the **"Universal Asynchronous Receiver Transmitter (UART)"** (DS70000582) section in the *"dsPIC33/PIC24 Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

### REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the Empty state</li> </ul>
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>

**Note 1:** Refer to the **"Universal Asynchronous Receiver Transmitter (UART)"** (DS70000582) section in the *"dsPIC33/PIC24 Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

# 22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (www.microchip.com/DS30009743) in the "dsPIC33/PIC24 Family Reference Manual".
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources. Its key features include:

- Four Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edges
- Precise Time Measurement Resolution of 1 ns
- Accurate Current Source Suitable for Capacitive Measurement
- On-Chip Temperature Measurement using a Built-in Diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance or measure relative changes in capacitance.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

# FIGURE 22-1: CTMU BLOCK DIAGRAM



# 22.1 CTMU Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

# 22.1.1 KEY RESOURCES

- "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (DS30009743) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

## 22.2 CTMU Control Registers

#### R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 r-0 CTMUEN _____ CTMUSIDL _____ EDGEN EDGSEQEN IDISSEN⁽¹⁾ CTTRIG bit 15 bit 8 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 ____ bit 7 bit 0 Legend: r = Reserved bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **CTMUEN:** CTMU Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' bit 13 CTMUSIDL: CTMU Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12 Reserved: Maintain as '0' bit 11 EDGEN: Edge Enable bit 1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.) 0 = Software is used to trigger edges (manual set of EDGxSTAT) bit 10 EDGSEQEN: Edge Sequence Enable bit 1 = Edge 1 event must occur before Edge 2 event can occur 0 = No edge sequence is needed bit 9 **IDISSEN:** Analog Current Source Control bit⁽¹⁾ 1 = Analog current source output is grounded 0 = Analog current source output is not grounded bit 8 CTTRIG: CTMU ADC Trigger Control bit 1 = CTMU triggers the ADC start of conversion

#### REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

- bit 7-0 **Unimplemented:** Read as '0'
- **Note 1:** The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

0 = CTMU does not trigger the ADC start of conversion

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 15	-						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	<u> </u>	<u> </u>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		Edge 1 Edge Sa		Selection bit			
	•	edge-sensitive level-sensitive					
bit 14	•	dge 1 Polarity					
DIL 14		s programmed f		dae response			
		s programmed f					
bit 13-10	EDG1SEL[3:0	<b>0]:</b> Edge 1 Sou	rce Select bits				
	1xxx = Reser	rved					
	01xx = Reser						
	0011 = CTED 0010 = CTED						
	0001 = OC1 r						
	0000 <b>= Timer</b>	1 module					
bit 9		Edge 2 Status b					
		status of Edge	2 and can be v	vritten to contro	ol the edge sou	rce.	
	1 = Edge 2 ha	as occurred as not occurred	ł				
bit 8	-	Edge 1 Status b					
-		status of Edge		vritten to contro	ol the edge sou	rce.	
	1 = Edge 1 h						
	•	as not occurred		<b>.</b>			
bit 7		Edge 2 Edge Sa		Selection bit			
		edge-sensitive level-sensitive					
bit 6	-	dge 2 Polarity					
		s programmed f		dge response			
		programmed f					
bit 5-2	EDG2SEL[3:0	0]: Edge 2 Sou	rce Select bits				
	1111 <b>= Rese</b> r						
	01xx = Reser						
	0011 = CTEC						
	0010 = CTED	01 pin					
	0001 = OC1 r						
hit 1 0	0000 = IC1 m		<b>,</b>				
bit 1-0	Unimplement	ted: Read as '	J				

# REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—					_
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	000001 = Mir 000000 = No 111111 = Mir 111110 = Mir •	nimum positive minal current o nimum negativ nimum negativ	change from r output specified e change from e change from	nominal curren nominal curren	+ 2% t - 2% t - 4%		
				nominal currer nominal currer			
bit 9-8	IRNG[1:0]: Current Source Range Select bits 11 = 100 × Base Current ⁽²⁾ 10 = 10 × Base Current ⁽²⁾ 01 = Base Current Level ⁽²⁾ 00 = 1000 × Base Current ^(1,2)						
bit 7-0	Unimplement	ted: Read as '	0'				
	his current range efer to the CTM				-		

# REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

Characteristics" for the current range selection values.

NOTES:

# 23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Analog-to- Digital Converter (ADC)" (www.microchip.com/ DS70621) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device has one ADC module. The ADC module supports up to nine analog input channels.

On ADC1, the AD12B bit (AD1CON1[10]) allows the ADC module to be configured by the user as either a 10-bit, four Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, one S&H ADC.

**Note:** The ADC module needs to be disabled before modifying the AD12B bit.

# 23.1 Key Features

# 23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) Conversion
- Conversion Speeds of up to 1.1 Msps
- Up to 16 Analog Input Pins
- Connections to Three Internal Op Amps
- Connections to the Charge Time Measurement Unit (CTMU) and Temperature Measurement Diode
- Channel Selection and Triggering can be Controlled by the Peripheral Trigger Generator (PTG)
- External Voltage Reference Input Pins
- Simultaneous Sampling of:
  - Up to four analog input pins
  - Three op amp outputs
  - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- · Selectable Conversion Trigger Source
- Selectable Buffer Fill modes
- Four Result Alignment Options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes


#### 23.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed above, with the exception of the following:


- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

In this device, the ADC can have up to nine analog input pins, designated AN0 through AN8. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.



#### FIGURE 23-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



# 23.2 ADC Helpful Tips

- 1. The SMPIx control bits in the AD1CON2 register:
  - a) Determine when the ADC interrupt flag is set and an interrupt is generated, if enabled.
  - b) When the CSCNA bit in the AD1CON2 register is set to '1', this determines when the ADC analog scan channel list, defined in the AD1CSSL/AD1CSSH registers, starts over from the beginning.
  - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
  - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADC buffer used in this mode. The ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using DMA.
- 2. When the DMA module is disabled (ADDMAEN = 0), the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1c) above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. When the DMA module is enabled (ADDMAEN = 1), the ADC module has only one ADC result buffer (i.e., ADC1BUF0) per ADC peripheral and the ADC conversion result must be read, either by the CPU or DMA Controller, before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1[0]) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (AD1CON1[1]), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op Amp 2 is enabled, the pins for ANO, AN1 and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode, since the MUX A selections use ANO-AN2. Carefully study the ADC block diagram to determine the configuration that will best suit your application. Configuration examples are available in the "Analog-to-Digital Converter (ADC)" (DS70621) section in the "dsPIC33/ PIC24 Family Reference Manual".

# 23.3 ADC Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464
-------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

## 23.3.1 KEY RESOURCES

- "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

#### 23.4 **ADC Control Registers**

#### R/W-0 U-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 ADON ADSIDL ADDMABM AD12B FORM1 FORM0 bit 15 bit 8 R/W-0 HC/HS/R/C-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 HC/HS/R/W-0 DONE⁽²⁾ SSRC2 SSRC1 SSRC0 SSRCG SIMSAM ASAM SAMP bit 7 bit 0 Legend: HC = Hardware Clearable bit HS = Hardware Settable bit C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADON: ADC1 Operating Mode bit 1 = ADC module is operating 0 = ADC is off bit 14 Unimplemented: Read as '0' bit 13 ADSIDL: ADC1 Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12 ADDMABM: DMA Buffer Build Mode bit 1 = DMA buffers are written in the order of conversion; the module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer 0 = DMA buffers are written in Scatter/Gather mode; the module provides a Scatter/Gather address to the DMA channel based on the index of the analog input and the size of the DMA buffer bit 11 Unimplemented: Read as '0' bit 10 AD12B: ADC1 10-Bit or 12-Bit Operation Mode bit 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation bit 9-8 FORM[1:0]: Data Output Format bits For 10-Bit Operation: 11 = Signed fractional (DOUT = sddd dddd dd00 0000, where s = .NOT.d[9]) 10 = Fractional (DOUT = dddd dddd dd00 0000) 01 = Signed integer (DOUT = ssss sssd dddd dddd, where s = .NOT.d[9]) 00 = Integer (Dout = 0000 00dd dddd dddd) For 12-Bit Operation: 11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d[11]) 10 = Fractional (Dout = dddd dddd dddd 0000) 01 = Signed integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d[11]) 00 = Integer (DOUT = 0000 dddd dddd)

#### **REGISTER 23-1:** AD1CON1: ADC1 CONTROL REGISTER 1

### Note 1: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

**2:** Do not clear the DONE bit in software if auto-sample is enabled (ASAM = 1).

# REGISTER 23-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 7-5	SSRC[2:0]: Sample Trigger Source Select bits If SSRCG = 1:
	111 = Reserved110 = PTGO15 primary trigger compare ends sampling and starts conversion(1)101 = PTGO14 primary trigger compare ends sampling and starts conversion(1)100 = PTGO13 primary trigger compare ends sampling and starts conversion(1)011 = PTGO12 primary trigger compare ends sampling and starts conversion(1)010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion
	000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion
	If SSRCG = 0:111 = Internal counter ends sampling and starts conversion (auto-convert)110 = CTMU ends sampling and starts conversion101 = Reserved100 = Timer5 compare ends sampling and starts conversion011 = PWM primary Special Event Trigger ends sampling and starts conversion010 = Timer3 compare ends sampling and starts conversion010 = Timer3 compare ends sampling and starts conversion001 = Active transition on the INT0 pin ends sampling and starts conversion000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode)
bit 4	SSRCG: Sample Trigger Source Group bit
bit 3	See SSRC[2:0] for details. SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS[1:0] = 01 or 1x) In 12-Bit Mode (AD12B = 1), SIMSAM is Unimplemented and is Read as '0': 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS[1:0] = 1x); or samples CH0 and CH1 simultaneously (when CHPS[1:0] = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC1 Sample Auto-Start bit 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set 0 = Sampling begins when the SAMP bit is set
bit 1	SAMP: ADC1 Sample Enable bit 1 = ADC Sample-and-Hold amplifiers are sampling 0 = ADC Sample-and-Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC[2:0] = 000, software can write '0' to end sampling and start conversion. If SSRC[2:0] ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	<ul> <li>DONE: ADC1 Conversion Status bit⁽²⁾</li> <li>1 = ADC conversion cycle has completed</li> <li>0 = ADC conversion has not started or is in progress</li> <li>Automatically set by hardware when the ADC conversion is complete. Software can write '0' to clear the DONE status bit (software is not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at the start of a new conversion.</li> </ul>

- Note 1: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.
  - **2**: Do not clear the DONE bit in software if auto-sample is enabled (ASAM = 1).

R/W-0	R/W-	0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
VCFG2	VCFC	G1	VCFG0	_	_	CSCNA	CHPS1	CHPS0
bit 15								bit 8
R-0	R/W-	0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	SMP	14	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7					I		-	bit
Legend:								
R = Readable	e bit		W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at l	POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
hit 45 40		.01. 0			Domfinumetian	- :+ -		
bit 15-13	VCFG[2	: <b>0]</b> : C	VREFH	ge Reference (		DITS		
	000		AVDD	Avss				
	000	Exte	ernal VREF+	Avss				
	010		AVDD	External VR	F-			
	011	Exte	ernal VREF+	External VRE				
	1xx		Avdd	Avss				
bit 12-11	Unimple	ment	ted: Read as '	0'				
bit 10	-		t Scan Select					
		•						
		ne inni	uts for CH0+ a	luring Sample I				
			uts for CH0+ o scan inputs	during Sample I	MUX A			
bit 9-8	0 <b>= Doe</b>	s not s	scan inputs	•	MUX A			
bit 9-8	0 = Doe CHPS[1	s not s : <b>0]:</b> C	scan inputs hannel Select	bits		nplemented and	l are Read as '	0':
bit 9-8	0 = Doe: <b>CHPS[1</b> <u>In 12-Bit</u>	s not s : <b>0]:</b> C : Mode	scan inputs hannel Select	bits , the CHPS[1:0		nplemented and	l are Read as '	<u>0':</u>
bit 9-8	0 = Doe CHPS[1 <u>In 12-Bit</u> 1x = Co 01 = Co	s not s : <b>0]:</b> C <u>Mode</u> nverts nverts	scan inputs hannel Select e (AD12B = 1) s CH0, CH1, C s CH0 and CH	bits , the CHPS[1:0 H2 and CH3		nplemented and	l are Read as '	<u>o':</u>
	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co	s not s :0]: C Mode nverts nverts nverts	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0	bits , <u>the CHPS[1:0</u> H2 and CH3 1	] bits are Unin	nplemented and	l are Read as '	<u>o':</u>
	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E	s not s :0]: C Mode nverts nverts nverts Buffer	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0 Fill Status bit	bits , the CHPS[1:0 H2 and CH3 1 (only valid when	<u>] bits are Unin</u> n BUFM = 1)			
bit 9-8 bit 7	0 = Doe: CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC	s not s :0]: C Mode nverts nverts nverts Buffer C is cu	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0 Fill Status bit urrently filling t	bits , the CHPS[1:0 H2 and CH3 1 (only valid when	<u>] bits are Unin</u> n BUFM = 1)	nplemented and ne user applicat		
	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC	s not s <b>:0]:</b> C <u>Mode</u> nverts nverts Buffer C is cu half c C is cu	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0 Fill Status bit mrently filling to the buffer urrently filling	bits , <u>the CHPS[1:0</u> H2 and CH3 1 (only valid when he second half of the first half of	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th		ion should acce	ess data in th
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec	s not s : <b>0]:</b> C : <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0 Fill Status bit rrently filling the f the buffer urrently filling alf of the buffer	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of r	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th	ne user applicat	ion should acce	ess data in th
	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec	s not s :0]: C <u>Mode</u> nverts nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc	scan inputs hannel Select (AD12B = 1) CH0, CH1, C CH0 and CH CH0 Fill Status bit Irrently filling to the buffer urrently filling alf of the buffe crement Rate	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of r	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th	ne user applicat	ion should acce	ess data in th
bit 7	0 = Doe CHPS[1 <u>In 12-Bit</u> 1x = Co 01 = Co 00 = Co <b>BUFS:</b> E 1 = ADC first 0 = ADC sec <b>SMPI[4:</b> <u>When Al</u> x1111 =	s not s :0]: C <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene	scan inputs hannel Select (AD12B = 1) CH0, CH1, CCH0 and CHCH0Fill Status biturrently filling thefithe bufferurrently fillingalf of the buffercrement Rate $AEN = 0$ : erates interrup	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th the buffer; the	ne user applicat e user applicatio Sth sample/conv	ion should acce on should acce version operatio	ess data in th ss data in th on
bit 7	0 = Doe CHPS[1 <u>In 12-Bit</u> 1x = Co 01 = Co 00 = Co <b>BUFS:</b> E 1 = ADC first 0 = ADC sec <b>SMPI[4:</b> <u>When Al</u> x1111 =	s not s :0]: C <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene	scan inputs hannel Select (AD12B = 1) CH0, CH1, CCH0 and CHCH0Fill Status biturrently filling thefithe bufferurrently fillingalf of the buffercrement Rate $AEN = 0$ : erates interrup	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th the buffer; the	ne user applicat e user applicatio	ion should acce on should acce version operatio	ess data in th ss data in th on
bit 7	0 = Doe CHPS[1 <u>In 12-Bit</u> 1x = Co 01 = Co 00 = Co <b>BUFS:</b> E 1 = ADC first 0 = ADC sec <b>SMPI[4:</b> <u>When Al</u> x1111 =	s not s :0]: C <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene	scan inputs hannel Select (AD12B = 1) CH0, CH1, CCH0 and CHCH0Fill Status biturrently filling thefithe bufferurrently fillingalf of the buffercrement Rate $AEN = 0$ : erates interrup	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th the buffer; the	ne user applicat e user applicatio Sth sample/conv	ion should acce on should acce version operatio	ess data in th ss data in th on
bit 7	0 = Doe CHPS[1 <u>In 12-Bit</u> 1x = Co 01 = Co 00 = Co <b>BUFS:</b> E 1 = ADC first 0 = ADC sec <b>SMPI[4:</b> <u>When Al</u> x1111 =	s not s :0]: C <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene	scan inputs hannel Select (AD12B = 1) CH0, CH1, CCH0 and CHCH0Fill Status biturrently filling thefithe bufferurrently fillingalf of the buffercrement Rate $AEN = 0$ : erates interrup	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits	<u>] bits are Unin</u> n BUFM = 1) of the buffer; th the buffer; the	ne user applicat e user applicatio Sth sample/conv	ion should acce on should acce version operatio	ess data in th ss data in th on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC seca SMPI[4: When Al x1111 = x1110 = x0001 =	s not s :0]: C <u>Mode</u> nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inco DDMA = Gene = Gene	scan inputs hannel Select (AD12B = 1) (CH0, CH1, C) (CH0 and CH) (CH0 and	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits of after completi of after completi	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15	ne user applicat e user application of h sample/conv of h sample/conv	ion should acce on should acce version operatio version operatio	ess data in th ss data in th on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec: SMPI[4: When All x1111 = x1110 = x0001 = x0000 =	s not s :0]: C : Mode nverts nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene = Gene	scan inputs hannel Select (AD12B = 1) GCH0, CH1, C $GCH0$ and CH GCH0 Fill Status bit irrently filling the fill Status bit irrently filling the fill Status bit irrently filling alf of the buffer crement Rate AEN = 0: erates interrup erates interrup erates interrup	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of r bits of after completi of after completi	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15	ne user applicat e user applicatio oth sample/conv oth sample/conv	ion should acce on should acce version operatio version operatio	ess data in th ss data in th on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec: SMPI[4: When AI x1111 = x1110 = x0001 = x0000 = When AI	s not s :0]: C : Mode nverts nverts nverts Buffer C is cu half o C is cu half o C is cu ond ha 0]: Inc DDMA = Gene = Gene = Gene	scan inputs hannel Select (AD12B = 1) GH0, CH1, C $GH0$ and CH GH0 Fill Status bit wrrently filling the fill Status bit for the buffer wrrently filling alf of the buffer crement Rate AEN = 0: erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup	bits <u>, the CHPS[1:0</u> H2 and CH3 1 (only valid when the second half of the first half of the first half of the first completing the first complet	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15 on of every 2r on of every 2r	ne user applicat e user applicatio 5th sample/conv 5th sample/conv ample/conversio	ion should acce on should acce version operatio version operatio ersion operation	ess data in th ss data in th on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec: SMPI[4: When Al x1111 = x0001 = x0000 = When Al 11111 =	s not s :0]: C : Mode nverts nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene = Gene DDMA = Incre	scan inputs hannel Select (AD12B = 1) GH0, CH1, C $GH0$ and CH GH0 Fill Status bit urrently filling the fill Status bit urrently filling the fill Status bit urrently filling alf of the buffer crement Rate AEN = 0: erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup	bits <u>, the CHPS[1:0</u> H2 and CH3 1 (only valid when he second half of the first half of the first half of the first completive thafter co	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15 on of every 2r on of every 2r on of every 2r	ne user applicat e user application of h sample/conv of sample/conv ample/conversion of every 32nd sample	ion should acce on should acce version operatio version operatio ersion operation ample/conversio	ess data in th ss data in th on on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec: SMPI[4: When Al x1111 = x0001 = x0000 = When Al 11111 =	s not s :0]: C : Mode nverts nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene = Gene DDMA = Incre	scan inputs hannel Select (AD12B = 1) GH0, CH1, C $GH0$ and CH GH0 Fill Status bit urrently filling the fill Status bit urrently filling the fill Status bit urrently filling alf of the buffer crement Rate AEN = 0: erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup	bits <u>, the CHPS[1:0</u> H2 and CH3 1 (only valid when he second half of the first half of the first half of the first completive thafter co	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15 on of every 2r on of every 2r on of every 2r	ne user applicat e user applicatio 5th sample/conv 5th sample/conv ample/conversio	ion should acce on should acce version operatio version operatio ersion operation ample/conversio	ess data in th ss data in th on on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec: SMPI[4: When Al x1111 = x0001 = x0000 = When Al 11111 =	s not s :0]: C : Mode nverts nverts nverts Buffer C is cu half o C is cu ond ha 0]: Inc DDMA = Gene = Gene DDMA = Incre	scan inputs hannel Select (AD12B = 1) GH0, CH1, C $GH0$ and CH GH0 Fill Status bit urrently filling the fill Status bit urrently filling the fill Status bit urrently filling alf of the buffer crement Rate AEN = 0: erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup erates interrup	bits <u>, the CHPS[1:0</u> H2 and CH3 1 (only valid when he second half of the first half of the first half of the first completive thafter co	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 15 on of every 2r on of every 2r on of every 2r	ne user applicat e user application of h sample/conv of sample/conv ample/conversion of every 32nd sample	ion should acce on should acce version operatio version operatio ersion operation ample/conversio	ess data in th ss data in th on on on
bit 7	0 = Doe CHPS[1 In 12-Bit 1x = Co 01 = Co 00 = Co BUFS: E 1 = ADC first 0 = ADC sec SMPI[4: When Al x1111 = x1110 =	s not s s not s <b>:0]:</b> C <u>: Mode</u> nverts nverts Buffer C is cu half o C is cu half o C is cu ond ha <b>0]:</b> Inc <u>DDMA</u> = Gene = Gene = Incre = Incre	scan inputs hannel Select e(AD12B = 1) cH0, CH1, Ch $cH0$ and CH cH0 Fill Status bit irrently filling to f the buffer urrently filling the buffer urrently filling the buffer urrently filling the buffer urrently filling the buffer the buffer urrently filling the buffer the buffer 	bits , the CHPS[1:0 H2 and CH3 1 (only valid when he second half of the first half of the first half of the first completing the after completing	<u>] bits are Unin</u> n BUFM = 1) of the buffer; the the buffer; the on of every 16 on of every 18 on of every 2r on of every 2r on of every 2r on of every 38 r completion of r completion of	ne user applicat e user application of h sample/conv of sample/conv ample/conversion of every 32nd sample	ion should acce on should acce version operatio version operation ersion operation ample/conversion	ess data in th ss data in th on on on on on operation on operation

## REGISTER 23-2: AD1CON2: ADC1 CONTROL REGISTER 2 (CONTINUED)

bit 1	BUFM: Buffer Fill Me	ode Select bit

- 1 = Starts the buffer filling the first half of the buffer on the first interrupt and the second half of the buffer on the next interrupt
- 0 = Always starts filling the buffer from the start address.
- bit 0 ALTS: Alternate Input Sample Mode Select bit
  - 1 = Uses channel input selects for Sample MUX A on first sample and Sample MUX B on the next sample
  - 0 = Always uses channel input selects for Sample MUX A

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		_	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0	R/W-U	R/W-0	ADCS		R/W-U	R/W-0	R/W-U
bit 7			ADC3	7.0]			bit (
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
oit 14-13 oit 12-8	Unimplemen SAMC[4:0]: 11111 = 31	AD	)'				
bit 7-0	$00000 = 0 T_{0}$	AD ADC1 Conversio	on Clock Solor	t hito(2)			
Dit 7-0	11111111 = • • • • • • • • • • • • • • • • • • •	TP • (ADCS[7:( TP • (ADCS[7:( TP • (ADCS[7:( TP • (ADCS[7:( TP • (ADCS[7:(	0] + 1) = TP • 0] + 1) = TP • 0] + 1) = TP •	256 = TAD 3 = TAD 2 = TAD			
	hese bits are onl hese bits are not	•		/	and SSRCG (A	AD1CON1[4]) =	· 0.

### REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

### REGISTER 23-4: AD1CON4: ADC1 CONTROL REGISTER 4

	-	-					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	_	—	—	—	ADDMAEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	_	—		DMABL[2:0]	
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15-9	Unimplemer	nted: Read as '	)'				
bit 8	ADDMAEN:	ADC1 DMA Ena	able bit				
		on results are st on results are st					
bit 7-3	Unimplemer	nted: Read as '	)'				
bit 2-0	DMABL[2:0]	: Selects Numb	er of DMA Bu	ffer Locations p	per Analog Inp	ut bits	
	111 <b>= Alloca</b>	tes 128 words o	f buffer to eac	ch analog input	•		
	110 = Alloca	tes 64 words of	buffer to each	n analog input			
101 = Allocates 32 words of buffer to each analog input							
	100 <b>= Alloca</b>	tes 16 words of	buffer to each	n analog input			
		tes 8 words of b		<b>U</b> 1			
		tes 4 words of b					
		tes 2 words of b		• .			
	000 = Alloca	tes 1 word of bu	ffer to each a	nalog input			

000 = Allocates 1 word of buffer to each analog input

#### REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	CH123NB1	CH123NB0	CH123SB
bit 15 bit 8							

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—		—	—	CH123NA1	CH123NA0	CH123SA
bit 7 bit 0							

# Legend:

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-11 Unimplemented: Read as '0'

bit 10-9

**CH123NB[1:0]:** Channel 1, 2, 3 Negative Input Select for Sample MUX B bits In 12-Bit Mode (AD12B = 1), CH123NB[1:0] are Unimplemented and are Read as '0':

Value	ADC Channel					
value	CH1	CH2	CH3			
11	Reserved	Reserved	Reserved			
10 <b>(1,2)</b>	OA3/AN6	AN7	AN8			
0x	VREFL	VREFL	VREFL			

#### bit 8 **CH123SB:** Channel 1, 2, 3 Positive Input Select for Sample MUX B bit In 12-Bit Mode (AD12B = 1), CH123SB is Unimplemented and is Read as '0':

Value	ADC Channel					
value	CH1	CH2	CH3			
1 <b>(2)</b>	OA1/AN3	OA2/AN0	OA3/AN6			
0 <b>(1,2)</b>	OA2/AN0	AN1	AN2			

#### bit 7-3 Unimplemented: Read as '0'

bit 2-1 **CH123NA[1:0]:** Channel 1, 2, 3 Negative Input Select for Sample MUX A bits In 12-Bit Mode (AD12B = 1), CH123NA[1:0] are Unimplemented and are Read as '0':

Value	ADC Channel					
value	CH1	CH2	CH3			
11	Reserved	Reserved	Reserved			
10 <b>(1,2)</b>	OA3/AN6	AN7	AN8			
0x	VREFL	VREFL	VREFL			

- **Note 1:** AN0 through AN8 are repurposed when comparator and op amp functionality are enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
  - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.

#### REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 0

**CH123SA:** Channel 1, 2, 3 Positive Input Select for Sample MUX A bit In 12-Bit Mode (AD12B = 1), CH123SA is Unimplemented and is Read as '0':

Value	ADC Channel					
	CH1	CH2	CH3			
1 <b>(2)</b>	OA1/AN3	OA2/AN0	OA3/AN6			
0 <b>(1,2)</b>	OA2/AN0	AN1	AN2			

**Note 1:** AN0 through AN8 are repurposed when comparator and op amp functionality are enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.

## REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NB			CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾				
bit 15							bit 8				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NA			CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾				
bit 7							bit (				
Legend:											
R = Reada	ble bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15		annel 0 Negative		r Sample MUX	B bit						
		l 0 negative input I 0 negative input									
bit 14-13	0 = Channel 0 negative input is VREFL Unimplemented: Read as '0'										
bit 12-8	-			t for Sample M	LIX B bits ⁽¹⁾						
511 12-0	<b>CH0SB[4:0]:</b> Channel 0 Positive Input Select for Sample MUX B bits ⁽¹⁾										
		11111 = Open; use this selection with CTMU capacitive and time measurement									
	11110 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEMP) 11101 = Reserved										
	11101 = Reserved 11100 = Reserved										
	11011 <b>= Re</b>										
			nput is the outp	ut of AN6/OA3	OUT ^(2,3)						
		11010 = Channel 0 positive input is the output of AN6/OA3OUT ^(2,3) 11001 = Channel 0 positive input is the output of OA2/AN0 ⁽²⁾									
		11000 = Channel 0 positive input is the output of OA1/AN3 ⁽²⁾									
	10111 = Reserved										
	•										
	•										
	•										
	01001 <b>= Re</b>		(4.0)								
	01000 = Channel 0 positive input is AN8 ^(1,3)										
	00111 = Channel 0 positive input is $AN7^{(1,3)}$										
	00110 = Channel 0 positive input is AN6 ^(1,3)										
	00101 = Channel 0 positive input is AN5 ^(1,3)										
	00100 = Channel 0 positive input is AN4(1,3)										
	00011 = Channel 0 positive input is AN3(1,3)										
	00010 = Channel 0 positive input is AN2 ^(1,3) 00001 = Channel 0 positive input is AN1 ^(1,3)										
	00001 = Channel 0 positive input is AN1(1,3)										
bit 7	CH0NA: Channel 0 Negative Input Select for Sample MUX A bit										
	1 = Channel 0 negative input is AN1 ⁽¹⁾ 0 = Channel 0 negative input is VREFL										
bit 6-5	U = Channel 0 negative input is VREFL Unimplemented: Read as '0'										
	- AN0 through A	N8 are repurpose	ed when compa								
	to determine h and 3.	ow enabling a pai	rticular op amp	or comparator	affects selectior	n choices for Ch	ianneis 1, 2				
Note 1:	Unimpleme AN0 through A to determine h and 3.	ented: Read as '0	, ed when compa rticular op amp	or comparator	affects selection	h choices for Ch	annels 1,				

- 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.
- 3: See the "Pin Diagram" section for the available analog channels for each device.

#### REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

CH0SA[4:0]: Channel 0 Positive Input Select for Sample MUX A bits⁽¹⁾ bit 4-0 11111 = Open; use this selection with CTMU capacitive and time measurement 11110 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEMP) 11101 = Reserved 11100 = Reserved 11011 = Reserved 11010 = Channel 0 positive input is the output of OA3/AN6^(2,3) 11001 = Channel 0 positive input is the output of OA2/AN0⁽²⁾ 11000 = Channel 0 positive input is the output of OA1/AN3⁽²⁾ 10110 = Reserved 01001 = Reserved 01000 = Channel 0 positive input is AN8^(1,3) 00111 = Channel 0 positive input is AN7^(1,3) 00110 = Channel 0 positive input is AN6^(1,3) 00101 = Channel 0 positive input is AN5^(1,3) 00100 = Channel 0 positive input is AN4^(1,3) 00011 = Channel 0 positive input is AN3^(1,3) 00010 = Channel 0 positive input is AN2^(1,3) 00001 = Channel 0 positive input is AN1^(1,3) 00000 = Channel 0 positive input is AN0^(1,3)

- **Note 1:** AN0 through AN8 are repurposed when comparator and op amp functionality are enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
  - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.
  - 3: See the "Pin Diagram" section for the available analog channels for each device.

REGISTER 23-7:	AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER HIGH ⁽¹⁾
----------------	--------------------------------------------------------------

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
CSS31	CSS30		_	_	CSS26 ⁽²⁾	CSS25 ⁽²⁾	CSS24 ⁽²⁾	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	_	_		_	—		
bit 7							bit 0	
Legend:								
R = Readab	R = Readable bit W = Writa			U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set '0' = E		'0' = Bit is cle	)' = Bit is cleared		x = Bit is unknown	
bit 14 bit 13-11	CSS30: ADC1 Input Scan Selection bit 1 = Selects CTMU on-chip temperature measurement for input scan (CTMU TEMP) 0 = Skips CTMU on-chip temperature measurement for input scan (CTMU TEMP) Unimplemented: Read as '0'							
bit 10 bit 9	CSS26: ADC1 Input Scan Selection bit ⁽²⁾ 1 = Selects OA3/AN6 for input scan 0 = Skips OA3/AN6 for input scan CSS25: ADC1 Input Scan Selection bit ⁽²⁾							
	1 = Selects OA2/AN0 for input scan 0 = Skips OA2/AN0 for input scan							
		2/AN0 for input						
bit 8	<b>CSS24:</b> ADC 1 = Selects C		election bit ⁽²⁾ ut scan					

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.

# REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CSS[15:8]										
bit 15 bit										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CSS[7:0]									
bit 7	bit 7 bit 0									
Legend:										
R = Readable bit W = Writable bit			t	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown						

bit 15-0 CSS[15:0]: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

- **Note 1:** All AD1CSSL bits can be selected by the user. However, inputs selected for scan without a corresponding input on the device convert to VREFL.
  - **2:** The outputs for Op Amps 1, 2 and 3 can be scanned by selecting analog inputs, AN3, AN0 and AN6, respectively.
  - 3: For analog inputs that have op amp output function (OAxOUT), the op amp output can be accessed for input scan if the corresponding op amp is selected (OPMODE (CMxCON[10]) = 1); otherwise, the ANx input is used.

### 24.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Peripheral Trigger Generator (PTG)" (www.microchip.com/ DS70000669) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


### 24.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex, high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands, called "Steps", that the user writes to the PTG Queue registers (PTGQUE0-PTGQUE7). The Steps perform operations, such as wait for input signal, generate output trigger and wait for timer.

The PTG module has the following major features:

- Multiple Clock Sources
- Two 16-Bit General Purpose Timers
- Two 16-Bit General Limit Counters
- Configurable for Rising or Falling Edge Triggering
- Generates Processor Interrupts to include:
  - Four configurable processor interrupts
  - Interrupt on a Step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to Receive Trigger Signals from these Peripherals:
  - ADC
  - PWM
  - Output Compare
  - Input Capture
  - Op Amp/Comparator
  - INT2
- Able to Trigger or Synchronize to these Peripherals:
  - Watchdog Timer
  - Output Compare
  - Input Capture
  - ADC
  - PWM
  - Op Amp/Comparator





### 24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 24.2.1 KEY RESOURCES

- "Peripheral Trigger Generator (PTG)" (DS70000669) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

### 24.3 PTG Control/Status Registers

#### REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGEN		PTGSIDL	PTGTOGL		PTGSWT ⁽²⁾	PTGSSEN ⁽³⁾	PTGIVIS
bit 15							bit 8
R/W-0	HS-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
PTGSTRT	PTGWDTO	—	—	—		PTGITM1 ⁽¹⁾	PTGITM0 ⁽¹
bit 7							bit (
			ra Cattabla bit				
Legend: R = Readable	hit		re Settable bit		monted bit read		
		W = Writable		•	mented bit, read		
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkn	IOWN
bit 15	PTGEN: PTG	Module Enabl	e bit				
	1 = PTG mod	ule is enabled					
	0 = PTG mod	ule is disabled					
bit 14	Unimplemen	<b>ted:</b> Read as '	0'				
bit 13	PTGSIDL: PT	G Stop in Idle	Mode bit				
		ues module op s module opera			dle mode		
bit 12	PTGTOGL: P	TG TRIG Outp	out Toggle Mod	de bit			
	0 = Each exe		TGTRIG <b>comn</b>		e PTGTRIG cor ate a single PT	mmand GOx pulse dete	rmined by th
bit 11		ted: Read as '					
bit 10	PTGSWT: PT	G Software Tri	gger bit ⁽²⁾				
		he PTG modul (clearing this t		effect)			
bit 9		TG Enable Sin					
	1 = Enables S	Single-Step mo Single-Step mo	de				
bit 8		G Counter/Tim		ntrol bit			
	1 = Reads of correspon 0 = Reads of	the PTGSDLI	M, PTGCxLIN unter/Timer reg	1 or PTGTxLIN gisters (PTGS	D, PTGCx, PTC	rn the current v GTx) n the value prev	
bit 7	PTGSTRT: P	TG Start Seque	encer bit				
		equentially ex cuting comma		nds (Continuou	us mode)		
bit 6	PTGWDTO: F	PTG Watchdog	Timer Time-o	ut Status bit			
		chdog Timer ha chdog Timer ha		ut.			
bit 5-2		ted: Read as '					
Note 1: The	ese bits apply to	the ртсмнт з	nd PTGWIO C	ommands only			
	is bit is only use			-		٦.	
2. 11	-	a with the 110					

3: Use of the PTG Single-Step mode is reserved for debugging tools only.

#### REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM[1:0]: PTG Input Trigger Command Operating Mode bits⁽¹⁾
  - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
  - 10 = Single level detect with Step delay executed on exit of command
  - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
  - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- 2: This bit is only used with the PTGCTRL Step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	—	PTGWDT2	PTGWDT1	PTGWDT0					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15-13		: Select PTG	Module Clock	Source bits								
	111 = Reserv 110 = Reserv											
		odule clock so	urce will be T3	SCLK								
		odule clock so										
	011 = PTG module clock source will be T1CLK											
	010 = PTG module clock source will be TAD 001 = PTG module clock source will be Fosc											
		odule clock so										
bit 12-8	PTGDIV[4:0]: PTG Module Clock Prescaler (divider) bits											
	11111 = Divide-by-32											
	11110 = Divide-by-31											
	•											
	00001 <b>= Divi</b>	de-by-2										
	00000 <b>= Divi</b>	•										
bit 7-4	PTGPWD[3:0]: PTG Trigger Output Pulse-Width bits											
	1111 = All trigger outputs are 16 PTG clock cycles wide 1110 = All trigger outputs are 15 PTG clock cycles wide											
	•											
	•											
	•											
	0001 = All trigger outputs are 2 PTG clock cycles wide 0000 = All trigger outputs are 1 PTG clock cycle wide											
bit 3	-	ted: Read as '										
bit 2-0	-			er Time-out C	ount Value bits							
	-	log Timer will t	-									
	110 = Watcho	dog Timer will t	ime-out after 2	256 PTG clock	S							
		log Timer will t										
		dog Timer will t dog Timer will t										
		log Timer will t										
		dog Timer will t										
	000 = Watcho	dog Timer is di	sabled									

#### REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

REGISTER 24-3:	PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER ^(1,2)
----------------	----------------------------------------------------------------

bit 15          R/W-0       R/W-0         OC4CS       OC3CS         bit 7         Legend:         R = Readable bit       W         -n = Value at POR       '1'         bit 15       ADCTS4: Sample         1 = Generates Tr       0 = Does not ger         bit 14       ADCTS3: Sample         1 = Generates Tr       0 = Does not ger         bit 13       ADCTS2: Sample         1 = Generates Tr       0 = Does not ger         bit 12       ADCTS1: Sample         1 = Generates Tr       0 = Does not ger         bit 11       IC4TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 11       IC4TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 10       IC3TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 10       IC3TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 8       IC1TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 7       OC4CS: Clock S         1 = Generates Tr       0 = Does not ger         bit 6       OC3CS: Clock S         1 = Generates cl       0 = Does not ger <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th> <th>R/W-0</th>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0       R/W-0         OC4CS       OC3CS         bit 7         Legend:         R = Readable bit       W         -n = Value at POR       '1'         bit 15       ADCTS4: Sampl         1 = Generates Tr       0 = Does not ger         bit 14       ADCTS3: Sampl         1 = Generates Tr       0 = Does not ger         bit 13       ADCTS2: Sampl         1 = Generates Tr       0 = Does not ger         bit 13       ADCTS1: Sampl         1 = Generates Tr       0 = Does not ger         bit 12       ADCTS1: Sampl         1 = Generates Tr       0 = Does not ger         bit 11       IC4TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 10       IC3TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 9       IC2TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 8       IC1TSS: Trigger         1 = Generates Tr       0 = Does not ger         bit 7       OC4CS: Clock S         1 = Generates Cl       0 = Does not ger         bit 6       OC3CS: Clock S         1 = Generates cl       0 = Does not ger	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS
OC4CSOC3CSbit 7Legend: R = Readable bitW I = Generates Tr 0 = Does not gerbit 15ADCTS4: Sampl 1 = Generates Tr 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC2CS: Clock S 1 = Generates Cl 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not ger						bit 8
OC4CSOC3CSbit 7Legend: R = Readable bitW I = Generates Tr 0 = Does not gerbit 15ADCTS4: Sampl 1 = Generates Tr 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC2CS: Clock S 1 = Generates Cl 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not ger	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 Legend: R = Readable bit W -n = Value at POR '1' bit 15 ADCTS4: Sampl 1 = Generates Tr 0 = Does not ger bit 14 ADCTS3: Sampl 1 = Generates Tr 0 = Does not ger bit 13 ADCTS2: Sampl 1 = Generates Tr 0 = Does not ger bit 12 ADCTS1: Sampl 1 = Generates Tr 0 = Does not ger bit 11 IC4TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 10 IC3TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 9 IC2TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 9 IC2TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 8 IC1TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 8 IC1TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS
R = Readable bitW-n = Value at POR'1'bit 15ADCTS4: Sampl 1 = Generates Tr 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC2CS: Clock S 1 = Generates cl 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 7OC2CS: Clock S 1 = Generates cl 0 = Does not ger	00200	00100	004100	000100	002100	bit C
R = Readable bitW-n = Value at POR'1'bit 15ADCTS4: Sampl 1 = Generates Tr 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC2CS: Clock S 1 = Generates cl 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 7OC2CS: Clock S 1 = Generates cl 0 = Does not ger						
-n = Value at POR'1'bit 15ADCTS4: Sampl 1 = Generates Ti 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Ti 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Ti 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Ti 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Ti 0 = Does not gerbit 11IC4TSS: Trigger, 1 = Generates Ti 0 = Does not gerbit 10IC3TSS: Trigger, 1 = Generates Ti 0 = Does not gerbit 10IC3TSS: Trigger, 1 = Generates Ti 0 = Does not gerbit 9IC2TSS: Trigger, 1 = Generates Ti 0 = Does not gerbit 9IC2TSS: Trigger, 1 = Generates Ti 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates Cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates Cl 0 = Does not ger	v = Writable	hit	=   Inimpler	mented bit, read	l as '0'	
bit 15 ADCTS4: Sampl 1 = Generates Ti 0 = Does not ger bit 14 ADCTS3: Sampl 1 = Generates Ti 0 = Does not ger bit 13 ADCTS2: Sampl 1 = Generates Ti 0 = Does not ger bit 12 ADCTS1: Sampl 1 = Generates Ti 0 = Does not ger bit 11 IC4TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 10 IC3TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 9 IC2TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 9 IC2TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 8 IC1TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	l' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own
1 = Generates Tr 0 = Does not gerbit 14ADCTS3: Sampl 1 = Generates Tr 0 = Does not gerbit 13ADCTS2: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sampl 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 0 = Does not gerbit 10IC3TSS: Trigger 0 = Does not gerbit 9IC2TSS: Trigger 0 = Does not gerbit 8IC1TSS: Trigger 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates Cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates Cl 0 = Does not ger						
<ul> <li>0 = Does not ger</li> <li>bit 14</li> <li>ADCTS3: Sampl</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 13</li> <li>ADCTS2: Sampl</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 12</li> <li>ADCTS1: Sampl</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 11</li> <li>IC4TSS: Trigger</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 10</li> <li>IC3TSS: Trigger</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 9</li> <li>IC2TSS: Trigger</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 9</li> <li>IC2TSS: Trigger</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 8</li> <li>IC1TSS: Trigger</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 7</li> <li>OC4CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> <li>bit 6</li> <li>OC3CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> <li>bit 5</li> <li>OC2CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> </ul>	ole Trigger P	TGO15 for AD	)C bit			
bit 14 ADCTS3: Sampl 1 = Generates Tr 0 = Does not ger bit 13 ADCTS2: Sampl 1 = Generates Tr 0 = Does not ger bit 12 ADCTS1: Sampl 1 = Generates Tr 0 = Does not ger bit 11 IC4TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 10 IC3TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 9 IC2TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 8 IC1TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 8 IC1TSS: Trigger 1 = Generates Tr 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	00					
1 = Generates Ti 0 = Does not gerbit 13ADCTS2: Sample 1 = Generates Ti 0 = Does not gerbit 12ADCTS1: Sample 1 = Generates Ti 0 = Does not gerbit 11IC4TSS: Trigger 1 = Generates Ti 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Ti 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Ti 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Ti 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates Cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates Cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates Cl 0 = Does not ger				mand is execute	d	
<ul> <li>0 = Does not ger</li> <li>bit 13</li> <li>ADCTS2: Sampl</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 12</li> <li>ADCTS1: Sampl</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 11</li> <li>IC4TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 10</li> <li>IC3TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 9</li> <li>IC2TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 9</li> <li>IC2TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 8</li> <li>IC1TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 8</li> <li>IC1TSS: Trigger,</li> <li>1 = Generates Tr</li> <li>0 = Does not ger</li> <li>bit 7</li> <li>OC4CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> <li>bit 6</li> <li>OC3CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> <li>bit 5</li> <li>OC2CS: Clock S</li> <li>1 = Generates cl</li> <li>0 = Does not ger</li> </ul>	00					
bit 13 ADCTS2: Sampl 1 = Generates Ti 0 = Does not ger bit 12 ADCTS1: Sampl 1 = Generates Ti 0 = Does not ger bit 11 IC4TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 10 IC3TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 9 IC2TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 8 IC1TSS: Trigger, 1 = Generates Ti 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger					d	
1 = Generates Tr 0 = Does not gerbit 12ADCTS1: Sample 1 = Generates Tr 0 = Does not gerbit 11IC4TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 10IC3TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 9IC2TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 8IC1TSS: Trigger 1 = Generates Tr 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates cl 0 = Does not ger					u .	
bit 12 ADCTS1: Sampl 1 = Generates Ti 0 = Does not ger bit 11 IC4TSS: Trigger 1 = Generates Ti 0 = Does not ger bit 10 IC3TSS: Trigger 1 = Generates Ti 0 = Does not ger bit 9 IC2TSS: Trigger 1 = Generates Ti 0 = Does not ger bit 8 IC1TSS: Trigger 1 = Generates Ti 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S				executed		
1 = Generates Tr0 = Does not gerbit 11IC4TSS: Trigger,1 = Generates Tr0 = Does not gerbit 10IC3TSS: Trigger,1 = Generates Tr0 = Does not gerbit 9IC2TSS: Trigger,1 = Generates Tr0 = Does not gerbit 8IC1TSS: Trigger,1 = Generates Tr0 = Does not gerbit 7OC4CS: Clock S1 = Generates cl0 = Does not gerbit 6OC3CS: Clock S1 = Generates cl0 = Does not gerbit 5OC2CS: Clock S1 = Generates cl0 = Does not gerbit 5OC2CS: Clock S1 = Generates cl0 = Does not ger	nerate Trigg	er when the b	roadcast comr	nand is execute	d	
0 = Does not gerbit 11IC4TSS: Trigger, 1 = Generates Trigger, 0 = Does not gerbit 10IC3TSS: Trigger, 1 = Generates Trigger, 0 = Does not gerbit 9IC2TSS: Trigger, 1 = Generates Clock S 1 = Generates cl 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates cl 0 = Does not ger						
bit 11 IC4TSS: Trigger, 1 = Generates Trigger, 0 = Does not ger bit 10 IC3TSS: Trigger, 1 = Generates Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger					d	
<ul> <li>0 = Does not ger</li> <li>bit 10</li> <li>IC3TSS: Trigger,</li> <li>1 = Generates Trigger,</li> <li>0 = Does not ger</li> <li>bit 9</li> <li>IC2TSS: Trigger,</li> <li>1 = Generates Click Singer,</li> <li>1 = Generates Cl</li></ul>						
bit 10 IC3TSS: Trigger, 1 = Generates Trigger, 0 = Does not ger bit 9 IC2TSS: Trigger, 1 = Generates Click S 1 = Generates cli						ited
0 = Does not gerbit 9IC2TSS: Trigger, 1 = Generates Trigger, 0 = Does not gerbit 8IC1TSS: Trigger, 1 = Generates Trigger, 0 = Does not gerbit 7OC4CS: Clock S 1 = Generates cl 0 = Does not gerbit 6OC3CS: Clock S 1 = Generates cl 0 = Does not gerbit 5OC2CS: Clock S 1 = Generates cl 0 = Does not ger		-				
bit 9 IC2TSS: Trigger, 1 = Generates Trigger, 0 = Does not ger bit 8 IC1TSS: Trigger, 1 = Generates Trigger, 1 = Generates Trigger, 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger						ited
1 = Generates Ti         0 = Does not ger         bit 8       IC1TSS: Trigger,         1 = Generates Ti         0 = Does not ger         bit 7       OC4CS: Clock S         1 = Generates cl         0 = Does not ger         bit 6       OC3CS: Clock S         1 = Generates cl         0 = Does not ger         bit 5       OC2CS: Clock S         1 = Generates cl         0 = Does not ger         bit 5       OC2CS: Clock S         1 = Generates cl         0 = Does not ger						
bit 8 IC1TSS: Trigger, 1 = Generates Tri 0 = Does not ger bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	rigger/Sync	hronization wh	nen the broado			ited
<ul> <li>1 = Generates Tr 0 = Does not ger</li> <li>bit 7 OC4CS: Clock S</li> <li>1 = Generates cl 0 = Does not ger</li> <li>bit 6 OC3CS: Clock S</li> <li>1 = Generates cl 0 = Does not ger</li> <li>bit 5 OC2CS: Clock S</li> <li>1 = Generates cl 0 = Does not ger</li> </ul>		-				
bit 7 OC4CS: Clock S 1 = Generates cl 0 = Does not ger bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger 0 = Does not ger	rigger/Sync	hronization wł	nen the broado			ited
1 = Generates cl0 = Does not gerbit 6OC3CS: Clock S1 = Generates cl0 = Does not gerbit 5OC2CS: Clock S1 = Generates cl0 = Does not ger0 = Does not ger		-				
bit 6 OC3CS: Clock S 1 = Generates cl 0 = Does not ger bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	•				cuted	
1 = Generates cl0 = Does not gerbit 5OC2CS: Clock S1 = Generates cl0 = Does not ger					outou	
bit 5 OC2CS: Clock S 1 = Generates cl 0 = Does not ger	lock pulse v	hen the broad			cuted	
0 = Does not ger						
_	lock pulse v	hen the broad			cuted	
				Step commands		and
PTGSTRT = 1). 2: This register is only us	ised with the	י די העריים אי	PTTON = 1111	Sten command		

## **REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)**

bit 4	<b>OC1CS:</b> Clock Source for OC1 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed
bit 3	<b>OC4TSS:</b> Trigger/Synchronization Source for OC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed
	0 = Does not generate Trigger/Synchronization when the broadcast command is executed
bit 2	OC3TSS: Trigger/Synchronization Source for OC3 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>
bit 1	OC2TSS: Trigger/Synchronization Source for OC2 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>
bit 0	OC1TSS: Trigger/Synchronization Source for OC1 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
  - 2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

#### REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTGT	)LIM[15:8]			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTGT	0LIM[7:0]			
						bit 0
	W = Writable bi	t	U = Unimplemented bit, read as '0'			
n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown
		R/W-0 R/W-0 W = Writable bit	PTGT( R/W-0 R/W-0 PTGT W = Writable bit	PTGT0LIM[15:8] R/W-0 R/W-0 R/W-0 PTGT0LIM[7:0] W = Writable bit U = Unimplen	PTGT0LIM[15:8]       R/W-0     R/W-0       R/W-0     R/W-0       PTGT0LIM[7:0]	PTGT0LIM[15:8]       R/W-0     R/W-0       R/W-0     R/W-0       PTGT0LIM[7:0]

## bit 15-0 **PTGT0LIM[15:0]:** PTG Timer0 Limit Register bits

General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

### REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTGT1LIM[15:8]									
bit 15									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PTGT1LIM[7:0]										
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT1LIM[15:0]:** PTG Timer1 Limit Register bits

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

### **REGISTER 24-6: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER**^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSE	DLIM[15:8]			
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGS	DLIM[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is up		x = Bit is unkr	nown				

bit 15-0 **PTGSDLIM[15:0]:** PTG Step Delay Limit Register bits

Holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

**Note 1:** A base Step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

#### REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0L	IM[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM[7:0]			
bit 7							bit 0
Legend:							
						(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGC0LIM[15:0]:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

#### REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGC1LIM[15:8]								
bit 15 b								

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PTGC1LIM[7:0]								
	bit 7							bit 0	
-									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGC1LIM[15:0]:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 Step command or as a limit register for the General Purpose Counter 1.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

### REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGH	OLD[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGH	OLD[7:0]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

bit 15-0 **PTGHOLD[15:0]:** PTG General Purpose Hold Register bits Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGCOPY command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

#### REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	ADJ[7:0]			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bi	t	U = Unimpler	nented bit, read	l as '0'	

bit 15-0 **PTGADJ[15:0]:** PTG Adjust Register bits

'1' = Bit is set

This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the <code>PTGADD</code> command.

'0' = Bit is cleared

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

-n = Value at POR

x = Bit is unknown

### REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGL0[1	5:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGL0[	7:0]			
bit 7							bit 0

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'	
	table bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **PTGL0[15:0]:** PTG Literal 0 Register bits This register holds the 16-bit value to be written to the AD1CHS0 register with the PTGCTRL Step command.

#### REGISTER 24-12: PTGQPTR: PTG STEP QUEUE POINTER REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	_	_	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			PTGQPTR[4:0	]	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **PTGQPTR[4:0]:** PTG Step Queue Pointer Register bits

This register points to the currently active Step command in the Step queue.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

# REGISTER 24-13: PTGQUEX: PTG STEP QUEUE REGISTER x (x = 0-7)^(1,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(2)	(+ 1)[7:0] ⁽²⁾			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STEP(	2x)[7:0] ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 15-8	STEP(2x +	1)[7:0]: PTG Step	Queue Po	inter Register bi	ts ⁽²⁾		
	A queue loc	ation for storage	of the STEP	(2x + 1) comma	nd byte.		
bit 7-0	STEP(2x)[7	': <b>0]:</b> PTG Step Qu	ieue Pointei	r Register bits ⁽²⁾			
	A queue loc	ation for storage	of the STEP	(2x) command b	oyte.		
	•	Ŭ			-		

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
  - 2: Refer to Table 24-1 for the Step command encoding.
  - 3: The Step registers maintain their values on any type of Reset.

### 24.4 Step Commands and Format

#### TABLE 24-1: PTG STEP COMMAND FORMAT

Step Command Byte:		
	STEPx[7:0]	
CMD[3:0]	OPTIC	ON[3:0]
bit 7	bit 4 bit 3	bit 0

bit 7-4	CMD[3:0]	Step Command	Command Description
-	0000	PTGCTRL	Execute control command as described by OPTION[3:0].
	0001	PTGADD	Add contents of PTGADJ register to target register as described by OPTION[3:0].
		PTGCOPY	Copy contents of PTGHOLD register to target register as described by OPTION[3:0].
	001x	PTGSTRB	Copy the value contained in CMD[0]:OPTION[3:0] to the CH0SA[4:0] bits (AD1CHS0[4:0]).
	0100	PTGWHI	Wait for a low-to-high edge input from the selected PTG trigger input as described by OPTION[3:0].
	0101	PTGWLO	Wait for a high-to-low edge input from the selected PTG trigger input as described by OPTION[3:0].
	0110	Reserved	Reserved.
	0111	PTGIRQ	Generate individual interrupt request as described by OPTION3[3:0].
	100x	PTGTRIG	Generate individual trigger output as described by < <cmd[0]:option[3:0]>.</cmd[0]:option[3:0]>
	101x	PTGJMP	Copy the value indicated in < <cmd[0]:option[3:0]> to the PTG Queue Pointer (PTGQPTR) and jump to that Step queue.</cmd[0]:option[3:0]>
	110x	PTGJMPC0	PTGC0 = PTGC0LIM: Increment the PTG Queue Pointer (PTGQPTR).
			$PTGC0 \neq PTGC0LIM$ : Increment Counter 0 (PTGC0) and copy the value indicated in < <cmd[0]:option[3:0]> to the PTG Queue Pointer (PTGQPTR), and jump to that Step queue.</cmd[0]:option[3:0]>
	111x	PTGJMPC1	PTGC1 = PTGC1LIM: Increment the PTG Queue Pointer (PTGQPTR).
			PTGC1 $\neq$ PTGC1LIM: Increment Counter 1 (PTGC1) and copy the value indicated in < <cmd[0]:option[3:0]> to the PTG Queue Pointer (PTGQPTR), and jump to that Step queue.</cmd[0]:option[3:0]>

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

TGCTRL ⁽¹⁾	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	Reserved. Reserved. Disable PTG Step Delay Timer (PTGSD). Reserved. Reserved. Reserved. Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register. Reserved.
	0010 0011 0100 0101 0110 0111 1000 1001 1010	Disable PTG Step Delay Timer (PTGSD). Reserved. Reserved. Reserved. Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	0011 0100 0101 0110 0111 1000 1001 1010	Reserved. Reserved. Reserved. Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	0100 0101 0110 0111 1000 1001 1010	Reserved. Reserved. Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	0101 0110 0111 1000 1001 1010	Reserved. Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	0110 0111 1000 1001 1010	Enable PTG Step Delay Timer (PTGSD). Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	0111 1000 1001 1010	Reserved. Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	1000 1001 1010	Start and wait for the PTG Timer0 to match the PTG Timer0 Limit Register. Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	1001 1010	Start and wait for the PTG Timer1 to match the PTG Timer1 Limit Register.
	1010	
		Reserved
	1011	
		Wait for the software trigger bit transition from low-to-high before continuing (PTGSWT = 0 to 1).
	1100	Copy contents of the PTG Counter 0 register to the AD1CHS0 register.
	1101	Copy contents of the PTG Counter 1 register to the AD1CHS0 register.
	1110	Copy contents of the PTG Literal 0 register to the AD1CHS0 register.
	1111	Generate triggers indicated in the PTG Broadcast Trigger Enable register (PTGBTE).
TGADD ⁽¹⁾	0000	Add contents of the PTGADJ register to the PTG Counter 0 Limit register (PTGC0LIM).
	0001	Add contents of the PTGADJ register to the PTG Counter 1 Limit register (PTGC1LIM).
	0010	Add contents of the PTGADJ register to the PTG Timer0 Limit register (PTGT0LIM).
	0011	Add contents of the PTGADJ register to the PTG Timer1 Limit register (PTGT1LIM).
	0100	Add contents of the PTGADJ register to the PTG Step Delay Limit register (PTGSDLIM).
	0101	Add contents of the PTGADJ register to the PTG Literal 0 register (PTGL0).
	0110	Reserved.
	0111	Reserved.
TGCOPY ⁽¹⁾	1000	Copy contents of the PTGHOLD register to the PTG Counter 0 Limit register (PTGC0LIM).
	1001	Copy contents of the PTGHOLD register to the PTG Counter 1 Limit register (PTGC1LIM).
	1010	Copy contents of the PTGHOLD register to the PTG Timer0 Limit register (PTGT0LIM).
	1011	Copy contents of the PTGHOLD register to the PTG Timer1 Limit register (PTGT1LIM).
	1100	Copy contents of the PTGHOLD register to the PTG Step Delay Limit register (PTGSDLIM).
	1101	Copy contents of the PTGHOLD register to the PTG Literal 0 register (PTGL0).
	1110	Reserved.
·	1111	Reserved.
		PGADD(1) PGADD(1) OO00 OO01 O001 O010 O011 O101 O101 O111 O110 O111 O110 O111 O110 O111 O100 O111 O101 O111 O100 O111 O101 O111 O100 O111 O101 O111 O100 O111 O101 O111 O101 O111 O100 O101 O111 O100 O101 O110 O111 O100 O101 O111 O100 O101 O110 O101

#### TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

0 Step Command	OPTION[3:0]	Option Description
PTGWHI(1) or	0000	PWM Special Event Trigger.
PTGWLO ⁽¹⁾	0001	PWM Host time base synchronization output.
	0010	PWM1 interrupt.
	0011	PWM2 interrupt.
	0100	PWM3 interrupt.
	0101	Reserved.
	0110	Reserved.
	0111	OC1 trigger event.
	1000	OC2 trigger event.
	1001	IC1 trigger event.
	1010	CMP1 trigger event.
	1011	CMP2 trigger event.
	1100	CMP3 trigger event.
	1101	CMP4 trigger event.
	1110	ADC conversion done interrupt.
	1111	INT2 external interrupt.
PTGIRQ ⁽¹⁾	0000	Generate PTG Interrupt 0.
	0001	Generate PTG Interrupt 1.
	0010	Generate PTG Interrupt 2.
	0011	Generate PTG Interrupt 3.
	0100	Reserved.
	•	•
	•	
	1111	Reserved.
PTGTRIG ⁽²⁾	00000	PTGO0.
11011110	00001	PTGO1.
	•	•
	•	•
	•	•
	11110	PTGO30.
	11111	PTGO31.

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM
PTGO17	PWM Time Base Synchronous Source for PWM
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG Output to PPS Input Selection
PTGO31	PTG Output to PPS Input Selection

#### TABLE 24-2: PTG OUTPUT DESCRIPTIONS


#### 25.0 **OP AMP/COMPARATOR** MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EDV64MC205 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Op Amp/Comparator" (www.microchip.com/ DS70000357) in the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EDV64MC205 device contains up to four comparators, which can be configured in various ways. Comparators, CMP1, CMP2 and CMP3, also have the option to be configured as op amps with the output being brought to an external pin for gain/filtering connections. As shown in Figure 25-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.

These options allow users to:


- · Select the Edge for Trigger and Interrupt Generation
- Configure the Comparator Voltage Reference
- · Configure Output Blanking and Masking
- · Configure as a Comparator or Op Amp (CMP1, CMP2 and CMP3 only)




#### **FIGURE 25-1:** OP AMP/COMPARATOR x MODULE BLOCK DIAGRAM (MODULES 1, 2 AND 3)


the ANSEL bit to '1'.

#### FIGURE 25-2: COMPARATOR MODULE BLOCK DIAGRAM (MODULE 4)












#### DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM




#### 25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that are available in the dsPIC33EDV64MC205 device. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANx) on the device. Table 30-54 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable. When the op amp output is to be made available on the corresponding OAxOUT pin, set both the pin's TRISx bit and the corresponding ANSELx bit to '1'.

#### 25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANx) on the device and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-52 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-59 and Table 30-60 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

#### FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-52 for the typical value.

- 2: See Table 30-52 for the minimum value for the feedback resistor.
- 3: See Table 30-59 and Table 30-60 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

#### 25.1.2 OP AMP CONFIGURATION B

Figure 25-7 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANx) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADC input connection; therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANx). See Table 30-52 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-59 and Table 30-60 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-7 also defines the equation to be used to calculate the expected voltage at point VOAXOUT. This is the typical inverting amplifier equation.


#### 25.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

#### 25.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70000357) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



#### FIGURE 25-7: OP AMP CONFIGURATION B

#### 25.3 Op Amp/Comparator Control/ Status Registers

R/W-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
PSIDL	—	—	_	C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾			
bit 15						I	bit			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—		_	—	C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown			
bit 15	PSIDL: Op A	mp/Comparato	r Stop in Idle	Mode bit						
				ators when devi	ce enters Idle n	node				
				ors in Idle mode						
bit 14-12	-	ited: Read as '		( ) ( <b>1</b> )						
bit 11	<b>C4EVT:</b> Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred									
	0 = Op amp/comparator event did not occur									
bit 10	C3EVT: Comparator 3 Event Status bit ⁽¹⁾									
		tor event occur tor event did no								
bit 9	C2EVT: Comparator 2 Event Status bit ⁽¹⁾									
		tor event occur tor event did no								
bit 8	C1EVT: Comparator 1 Event Status bit ⁽¹⁾									
	1 = Comparator event occurred									
	-	tor event did no								
bit 7-4	•	ited: Read as '		2)						
bit 3		parator 4 Outp	ut Status bit	2)						
	$\frac{\text{When CPOL} = 0:}{1 = \text{VIN} + \text{VIN}}$									
	0 = VIN + < VIN -									
	When CPOL = 1:									
	1 = VIN + < VI									
bit 2	0 = VIN+ > VIN- C3OUT: Comparator 3 Output Status bit ⁽²⁾									
	When CPOL									
	1 = VIN+ > VI									
	0 = VIN+ < VI									
	When CPOL	= 1:								
	1 = VIN + < VI	N								

#### REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

**Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator x Control register, CMxCON[9].

2: Reflects the value of the COUT bit in the respective Op Amp/Comparator x Control register, CMxCON[8].

#### REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER (CONTINUED)

- C2OUT: Comparator 2 Output Status bit⁽²⁾ bit 1 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN -When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -**C1OUT:** Comparator 1 Output Status bit⁽²⁾ bit 0 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN -When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator x Control register, CMxCON[9].
  - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator x Control register, CMxCON[8].

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
CON	COE ⁽²⁾	CPOL		_	OPMODE	CEVT	COUT			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	r-0	r-0			
EVPOL1	EVPOL0	—	CREF ⁽¹⁾	—	—	—	—			
bit 7							bit (			
Legend:		r = Reserved	bit							
R = Readable	bit	W = Writable		U = Unimpler	mented bit, read	as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	CON: Op Am	p/Comparator I	Enable bit							
		comparator is e								
		comparator is d								
bit 14	COE: Comparator Output Enable bit ⁽²⁾									
	<ul> <li>1 = Comparator output is present on the CxOUT pin⁽³⁾</li> <li>0 = Comparator output is internal only</li> </ul>									
	•	•	,							
bit 13	•	POL: Comparator Output Polarity Select bit								
		tor output is inv tor output is no								
bit 12-11	•	ited: Read as '								
bit 10	-	p Amp/Compar		n Mode Select	bit					
		erates as an o	•							
	0 = Circuit op	erates as a cor	mparator							
bit 9	CEVT: Comp	arator Event bit	t							
	1 = Comparator event according to the EVPOL[1:0] settings occurred; disables future triggers an									
	interrupts until the bit is cleared									
L:1 0	<ul> <li>0 = Comparator event did not occur</li> <li>COUT: Comparator Output bit</li> </ul>									
bit 8										
	$\frac{\text{When CPOL} = 0 \text{ (noninverted polarity):}}{1 = \text{VIN+} > \text{VIN-}}$									
	0 = VIN + < VI									
	When CPOL	= 1 (inverted po	olarity):							
	1 = VIN + < VI									
	1 = VIN + < VI $0 = VIN + > VI$									

#### REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3)

inputs for each package.2: This output is not available when OPMODE (CMxCON[10]) = 1.

3: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

#### REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3) (CONTINUED)

bit 7-6	EVPOL[1:0]: Trigger/Event/Interrupt Polarity Select bits
	<ul> <li>11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)</li> <li>10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)</li> </ul>
	If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output.
	<u>If CPOL = 0 (noninverted polarity):</u> High-to-low transition of the comparator output.
	01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity-selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output.
	If CPOL = 0 (noninverted polarity): Low-to-high transition of the comparator output
	00 = Trigger/event/interrupt generation is disabled
bit 5	Unimplemented: Read as '0'
bit 4	<b>CREF:</b> Comparator Reference Select bit (VIN+ input) ⁽¹⁾
	<ul> <li>1 = VIN+ input connects to internal CVREFIN voltage⁽²⁾</li> <li>0 = VIN+ input connects to the CxIN1+ pin</li> </ul>
bit 3-2	Unimplemented: Read as '0'
bit 1-0	Reserved: Maintain as '0'
Note 1:	Inputs that are selected and not available will be tied to Vss. See the " <b>Pin Diagram</b> " section for available inputs for each package.

- 2: This output is not available when OPMODE (CMxCON[10]) = 1.
- 3: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

<b>REGISTER 2</b>	5-3: CM4C	ON: COMPA	RAIOR 4 CO	NIROL REC	ISIER				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
CON	COE	CPOL	—	—	_	CEVT	COUT		
bit 15							bit 8		
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
EVPOL1	EVPOL0	0-0	CREF ⁽¹⁾	0-0	0-0	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾		
bit 7	EVFOLU	_	UKEF /	—	_		bit 0		
Legend:									
R = Readable	bit	W = Writable		•	nented bit, rea	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 14 bit 13	1 = Comparat 0 = Comparat <b>COE:</b> Compa 1 = Comparat 0 = Comparat <b>CPOL:</b> Comp 1 = Comparat	tor is disabled rator Output E tor output is pr tor output is int	nable bit esent on the C ernal only Polarity Select verted	·					
bit 12-10	•	ted: Read as '							
bit 9	-	arator Event bi							
-	1 = Compara interrupts		ording to EVF cleared	POL[1:0] settir	ngs occurred;	disables future	triggers and		
bit 8	COUT: Comparator Output bit								
	1 = VIN+ > VII 0 = VIN+ < VII								

#### REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER

inputs for each package.2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

#### REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 7-6 EVPOL[1:0]: Trigger/Event/Interrupt Polarity Select bits
  - 11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
  - 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)
    - If CPOL = 1 (inverted polarity):
    - Low-to-high transition of the comparator output.
    - If CPOL = 0 (noninverted polarity):
    - High-to-low transition of the comparator output.
  - 01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0)
    - If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output. If CPOL = 0 (noninverted polarity):
    - Low-to-high transition of the comparator output.
  - 00 = Trigger/event/interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
  - 1 = VIN+ input connects to internal CVREFIN voltage
  - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH[1:0]: Comparator Channel Select bits⁽¹⁾
  - 11 = VIN- input of comparator connects to OA3/AN6
  - 10 = VIN- input of comparator connects to OA2/AN0
  - 01 = VIN- input of comparator connects to OA1/AN3
  - 00 = VIN- input of comparator connects to C4IN1-
- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagram**" section for available inputs for each package.
  - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

#### REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
_	—	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0
bit 7							bit 0
Legend:	.,					(0)	
R = Readable I		W = Writable		-	nented bit, read		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 15-12	Unimplomon	tad: Dood oo '	0'				
bit 11-8	-	ted: Read as ' 0]: Mask C Inp					
DIL TT-O	1111 = Rese		Jul Select bits				
	1111 = Rese 1110 = FLT2						
	1101 <b>= PTG</b>						
	1100 <b>= PTG</b>						
	1011 <b>= Rese</b>						
	1010 <b>= Rese</b>						
	1001 = Rese						
	1000 = Rese 0111 = Rese						
	0110 = Rese						
	0101 <b>= PWM</b>						
	0100 <b>= PWM</b>	3L					
	0011 <b>= PWM</b>						
	0010 = PWM2L 0001 = PWM1H						
	0001 = PWM						
bit 7-4		:0]: Mask B Inp	out Select hits				
	1111 = Rese						
	1110 = FLT2						
	1101 <b>= PTG</b>						
	1100 <b>= PTGC</b>						
	1011 <b>= Rese</b>						
	1010 = Rese 1001 = Rese						
	1001 - Rese 1000 = Rese						
	0111 = Rese						
	0110 <b>= Rese</b>						
	0101 <b>= PWM</b>	3H					
	0100 = PWM						
	0100 = PWM 0011 = PWM	2H					
	0100 = PWM	2H 2L					

#### REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA[3:0]: Mask A Input Select bits
  - 1111 = Reserved

1110 = FLT2

1101 **= PTGO19** 

1100 **= PTGO18** 

- 1011 = Reserved
- 1010 = Reserved
- 1001 = Reserved
- 1000 = Reserved
- 0111 = Reserved
- 0110 = Reserved
- 0101 = PWM3H
- 0100 = PWM3L
- 0011 = PWM2H
- 0010 = PWM2L
- 0001 = PWM1H
- 0000 = PWM1L

# REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN				
bit 7	1700	ACEN	ACINEI	ADEN	ADITLIN		bit 0				
L											
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown				
bit 15	HI MS: High	or Low-Level N	Assking Selec	t bite							
DIL 15	•		•		erted ('0') compa	rator signal fro	m propagating				
					erted ('1') compa						
bit 14		nted: Read as	-		( <i>)</i>	Ū	1 1 0 0				
bit 13	-	Gate C Input Ei									
	1 = MCI is co	onnected to OF	R gate								
	0 = MCI is no	ot connected to	OR gate								
bit 12	OCNEN: OR Gate C Input Inverted Enable bit										
		<ul> <li>1 = Inverted MCI is connected to OR gate</li> <li>0 = Inverted MCI is not connected to OR gate</li> </ul>									
bit 11		OBEN: OR Gate B Input Enable bit									
		onnected to OF	•								
bit 10		<ul> <li>0 = MBI is not connected to OR gate</li> <li>OBNEN: OR Gate B Input Inverted Enable bit</li> </ul>									
	1 = Inverted	MBI is connect	ed to OR gate	;							
bit 9		<ul> <li>Inverted MBI is not connected to OR gate</li> <li>OAEN: OR Gate A Input Enable bit</li> </ul>									
	1 = MAI is connected to OR gate										
	0 = MAI is no	ot connected to	OR gate								
bit 8		Gate A Input I									
		MAI is connect									
h:+ 7	0 = Inverted MAI is not connected to OR gate										
bit 7		NAGS: AND Gate Output Inverted Enable bit 1 = Inverted ANDI is connected to OR gate									
		ANDI is conner	-								
bit 6	PAGS: AND	Gate Output E	nable bit								
		connected to O not connected t									
bit 5		Gate C Input E	-								
		onnected to AN									
	0 = MCI is no	ot connected to	AND gate								
bit 4		D Gate C Input									
		MCI is connect MCI is not con									

# REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

- bit 3 ABEN: AND Gate B Input Enable bit
  - 1 = MBI is connected to AND gate
  - 0 = MBI is not connected to AND gate
- bit 2 **ABNEN:** AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate
  - 0 = Inverted MBI is not connected to AND gate
- bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to AND gate 0 = MAI is not connected to AND gate
- bit 0 AANEN: AND Gate A Input Inverted Enable bit
  - 1 = Inverted MAI is connected to AND gate
  - 0 = Inverted MAI is not connected to AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	_	—	_	_			
bit 15							bit 8		
	DAVA	DAVA	DAVA	DAVA	DAALO	<b>DAA</b> / <b>O</b>	<b>D</b> 444.0		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 CFDIV2	R/W-0	R/W-0		
 oit 7	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0 bit		
<i><i></i></i>							Ditt		
_egend:									
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown		
bit 15-7	-	ted: Read as							
oit 6-4	CFSEL[2:0]: Comparator Filter Input Clock Select bits								
	111 = Reserved								
	$110 = T4CLK^{(2)}$								
	101 = Reserved 100 = T2CLK ⁽²⁾								
	$100 = 12CLK^{-7}$ $011 = Reserved$								
	$010 = \text{SYNCO1}^{(3)}$								
	$001 = Fosc^{(4)}$								
	000 = FP ⁽¹⁾								
bit 3	CFLTREN: C	omparator Filt	er Enable bit						
	1 = Digital filter is enabled								
	0 = Digital filt	er is disabled							
bit 2-0	CFDIV[2:0]:	Comparator Fi	Iter Clock Divid	de Select bits					
	111 = Clock divide 1:128								
	110 = Clock divide 1:64								
	101 = Clock divide  1:32								
	100 = Clock divide 1:16 011 = Clock Divide 1:8								
	011 = Clock								
	001 = Clock								
	000 = Clock								
			<b>/</b>						
	See the Type C Ti			,					
2: S	See the Type B Ti	mer Block Diac	ram (Figure 1	.5-11					

#### REGISTER 25-6: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

- 2: See the Type B Timer Block Diagram (Figure 13-1).
  - 3: See the High-Speed PWMx Module Register Interconnection Diagram (Figure 16-2).
  - 4: See the Oscillator System Diagram (Figure 9-1).

#### REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	CVR2OE ⁽¹⁾	_		_	VREFSEL		—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR1OE ⁽¹⁾	CVRR	CVRSS ⁽²⁾	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	Unimple	mented: Read as '0'							
bit 14	•	<b>CVR2OE:</b> Comparator Voltage Reference 2 Output Enable bit ⁽¹⁾							
	1 = (AVDD – AVSS)/2 is connected to the CVREF20 pin 0 = (AVDD – AVSS)/2 is disconnected from the CVREF20 pin								
bit 13-11	Unimplemented: Read as '0'								
bit 10	VREFSEL: Comparator Voltage Reference Select bit								
		EFIN = VREF+ EFIN is generated by the resis	stor network						
bit 9-8	Unimplemented: Read as '0'								
bit 7	CVREN: Comparator Voltage Reference Enable bit								
	<ul> <li>1 = Comparator voltage reference circuit is powered on</li> <li>0 = Comparator voltage reference circuit is powered down</li> </ul>								
bit 6	<b>CVR1OE:</b> Comparator Voltage Reference 1 Output Enable bit ⁽¹⁾								
	<ul> <li>1 = Voltage level is output on the CVREF10 pin</li> <li>0 = Voltage level is disconnected from then CVREF10 pin</li> </ul>								
bit 5	CVRR: Comparator Voltage Reference Range Selection bit								
	1 = CVRsRc/24 step-size 0 = CVRsRc/32 step-size								
bit 4	<b>CVRSS:</b> Comparator Voltage Reference Source Selection bit ⁽²⁾								
	1 = Comparator voltage reference source, CVRSRC = (VREF+) – (AVSS) 0 = Comparator voltage reference source, CVRSRC = AVDD – AVSS								
bit 3-0	<b>CVR[3:0]</b> Comparator Voltage Reference Value Selection $0 \le \text{CVR}[3:0] \le 15$ bits								
		<u>VRR = 1:</u> = (CVR[3:0]/24) • (CVRSRC)							
		<u>VRR = 0:</u> = (CVRSRC/4) + (CVR[3:0]/3	2) • (CVRSRC)						
Note 1: Th	e ANSELx	register controls the operatio	n of the analog port pins. The	port pins that are to function a					

analog inputs or outputs must have their corresponding ANSELx and TRISx bits set.

2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

NOTES:

### 26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- the **Note 1:** This data sheet summarizes features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "32-Bit Programmable Cyclic (CRC)" Redundancy Check (www.microchip.com/DS70346) of the "dsPIC33/PIC24 Family Reference Manual".
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The programmable CRC generator offers the following features:

- User-Programmable (up to 32nd order) Polynomial CRC Equation
- Interrupt Output
- Data FIFO

The programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:


- User-Programmable CRC Polynomial Equation, up to 32 bits
- Programmable Shift Direction (little or big-endian)
- · Independent Data and Polynomial Lengths
- Configurable Interrupt Output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 26-1. A simple version of the CRC shift engine is shown in Figure 26-2.



#### FIGURE 26-1: CRC BLOCK DIAGRAM

#### FIGURE 26-2: CRC SHIFT ENGINE DETAIL



#### 26.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN[4:0] bits (CRCCON2[4:0]).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine; clearing the bit disables the XOR.

For example, consider two CRC polynomials: one a 16-bit equation and the other a 32-bit equation:

x16 + x12 + x5 + 1and x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x + 1

To program these polynomials into the CRC generator, set the register bits as shown in Table 26-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the Nth bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

## TABLE 26-1:CRC SETUP EXAMPLES FOR<br/>16 AND 32-BIT POLYNOMIAL

CRC Control	Bit V	alues
Bits	16-Bit Polynomial	32-Bit Polynomial
PLEN[4:0]	01111	11111
X[31:16]	0000 0000 0000 000x	0000 0100 1100 0001
X[15:0]	0001 0000 0010 000x	0001 1101 1011 011x

### 26.2 Programmable CRC Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 26.2.1 KEY RESOURCES

- "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS70346) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

## 26.3 Programmable CRC Control Registers

#### REGISTER 26-1: CRCCON1: CRC CONTROL REGISTER 1

REGISTER 2	ID-1: CRCC			GISTERT			
R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15	•	•	•	•		•	bit 8
R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	_	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	CRCEN: CRO	C Enable bit					
	1 = CRC mo	dule is enabled					
		dule is disable her SFRs are n		achines, point	ers and CRCV	VDAT/CRCDAT	registers are
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	-	Stop in Idle Mo					
	1 = Discontir	ues module op s module oper	peration when		Idle mode		
bit 12-8	VWORD[4:0]	: Pointer Value	bits				
	Indicates the when PLEN[4		I words in the	FIFO. Has a m	aximum value c	of 8 when PLEN	[4:0] > 7 or 16
bit 7	-	C FIFO Full bi	t				
	1 = FIFO is f	ull					
	0 = FIFO is r	ot full					
bit 6	CRCMPT: CF	RC FIFO Empty	/ Bit				
	1 = FIFO is e 0 = FIFO is r						
bit 5		RC Interrupt Se	ection hit				
bit b				of data is still	shiftina through	CRC	
	<ul> <li>1 = Interrupt on FIFO is empty; final word of data is still shifting through CRC</li> <li>0 = Interrupt on shift is complete and CRCWDAT results are ready</li> </ul>						
bit 4	CRCGO: Star				-		
	1 = Starts CF	RC serial shifte	r				
	0 = CRC ser	ial shifter is tur	ned off				
bit 3	LENDIAN: Da	ata Word Little-	Endian Config	guration bit			
					Sb (little-endiar ISb (big-endian		
bit 2-0		ted: Read as '				7	
DIL 2-0	Jumplemen	ieu. Neau as	0				

#### REGISTER 26-2: CRCCON2: CRC CONTROL REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	—			DWIDTH[4:0	]			
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—			PLEN[4:0]				
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12-8	DWIDTH[4:0]	: Data Width S	elect bits						
	These bits se	t the width of th	ne data word	(DWIDTH[4:0] -	+ 1).				
bit 7-5	Unimplemented: Read as '0'								
bit 4-0	<b>PLEN[4:0]:</b> P	PLEN[4:0]: Polynomial Length Select bits							
	These bits set the length of the polynomial ( $Polynomial I ongth = PI EN[4:0] + 1$ )								

These bits set the length of the polynomial (Polynomial Length = PLEN[4:0] + 1).

#### REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X[3	31:24]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X[2	23:16]			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				nown			

bit 15-0 X[31:16]: XOR of Polynomial Term Xⁿ Enable bits

#### REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X[	15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X[7:1]				
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-1X[15:1]: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

NOTES:

## 27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip website (www.microchip.com).

The dsPIC33EDV64MC205 device includes several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

### 27.1 Configuration Bits

In the dsPIC33EDV64MC205 device, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data are stored at the top of the on-chip program memory space, known as the Flash Configuration bytes. Their specific locations are shown in Table 27-1. The configuration data are automatically loaded from the Flash Configuration bytes to the proper Configuration Shadow registers during device Resets.

Note: Configuration data are reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration bytes for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration bytes, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

The Configuration Byte register map is shown in Table 27-1.

#### TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	00AFEC	64	_	_	_	-	_	_	_		_
Reserved	00AFEE	64	_	_	_	_	_	_	_	—	_
FICD	00AFF0	64	_	Reserved ⁽²⁾	_	Reserved	Reserved ⁽¹⁾	Reserved ⁽²⁾	_	ICS	[1:0]
FPOR	00AFF2	64	_	WDTV	VIN[1:0]	ALTI2C2	ALTI2C1	Reserved ⁽²⁾	_	_	_
FWDT	00AFF4	64	_	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	ST[3:0]	
FOSC	00AFF6	64	_	FCKS	SM[1:0]	IOL1WAY	_	_	OSCIOFNC	POSC	/ID[1:0]
FOSCSEL	00AFF8	64	_	IESO	PWMLOCK	_	_	_	F	NOSC[2:0]	
FGS	00AFFA	64	_	_	_	_	_	_	_	GCP	GWRP
Reserved	00AFFC	64	_	_	_	_	_		_	_	_
Reserved	00AFFE	64	_	_		_	_	_	_	_	_

**Legend:** — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.

2: These bits are reserved and must be programmed as '1'.

#### **Bit Field** Description GCP General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space GWRP General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected IFSO Two-Speed Oscillator Start-up Enable bit 1 = Start up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start up device with user-selected oscillator source PWMI OCK PWM Lock Enable bit 1 = Certain PWM registers may only be written after a key sequence 0 = PWM registers may be written without a key sequence FNOSC[2:0] Oscillator Selection bits 111 = Fast RC Oscillator with Divide-by-N (FRCDIVN) 110 = Reserved; do not use 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use 011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC) FCKSM[1:0] Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled **IOL1WAY** Peripheral Pin Select Configuration bit 1 = Allows only one reconfiguration 0 = Allows multiple reconfigurations OSCIOFNC OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is a general purpose digital I/O pin Primary Oscillator Mode Select bits POSCMD[1:0] 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode FWDTEN Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC Oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register.) WINDIS Watchdog Timer Window Enable bit 1 = Watchdog Timer is in Non-Window mode 0 = Watchdog Timer is in Window mode PLLKEN PLL Lock Enable bit 1 = PLL lock is enabled 0 = PLL lock is disabled WDTPRE Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32

#### TABLE 27-2: CONFIGURATION BITS DESCRIPTION

Bit Field	Description
WDTPOST[3:0]	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
WDTWIN[1:0]	Watchdog Timer Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
ALTI2C1	Alternate I2C1 Pin bit 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 Pin bit 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins
ICS[1:0]	ICD Communication Channel Select bits 11 = Communicates on PGEC1 and PGED1 10 = Communicates on PGEC2 and PGED2 01 = Communicates on PGEC3 and PGED3 00 = Reserved, do not use

## TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

#### REGISTER 27-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID[2	23:16] ⁽¹⁾			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID	[15:8] ⁽¹⁾			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID	[7:0] ⁽¹⁾			
bit 7							bit 0
Legend:	R = Read-Only bit			U = Unimplem	nented bit		

bit 23-0 **DEVID[23:0]:** Device Identifier bits⁽¹⁾

**Note 1:** Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device ID values.

#### REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	[23:16] ⁽¹⁾			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVRE	/[15:8] ⁽¹⁾			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVRE	V[7:0] ⁽¹⁾			
bit 7							bit 0
Legend:	R = Read-only bit			U = Unimpler	nented bit		

#### bit 23-0 **DEVREV[23:0]:** Device Revision bits⁽¹⁾

**Note 1:** Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device revision values.

### 27.2 User ID Words

The dsPIC33EDV64MC205 device contains four User ID Words, located at addresses, 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 27-3.

TABLE 27-3:USER ID WORDS REGISTER<br/>MAP

File Name	Address Bits 23-16		Bits 15-0
FUID0	0x800FF8		UID0
FUID1	0x800FFA	_	UID1
FUID2	0x800FFC	_	UID2
FUID3	0x800FFE		UID3

Legend: — = unimplemented, read as '1'.

## TABLE 27-4: UDID ADDRESSES

### 27.3 Unique Device Identifier (UDID)

All dsPIC33EDV64MC205 devices are individually encoded during final manufacturing with a Unique Device Identifier or UDID. The UDID cannot be erased by a Bulk Erase command or any other user-accessible means. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is a requirement. It may also be used by the application manufacturer for any number of things that may require unique identification, such as:

- Tracking the device
- · Unique serial number
- · Unique security key

The UDID comprises five 24-bit program words. When taken together, these fields form a unique 120-bit identifier.

The UDID is stored in five read-only locations, located between 0x801000 and 0x801008 in the device configuration space. Table 27-4 lists the addresses of the Device Identifier Words and shows their contents.

UDID	Address	Description					
UDID1	0x801000	UDID Word 1					
UDID2	0x801002	UDID Word 2					
UDID3	0x801004	UDID Word 3					
UDID4	0x801006	UDID Word 4					
UDID5	0x801008	UDID Word 5					


#### 27.4 Internal 1.8V Core Voltage Regulator

The dsPIC33EDV64MC205 device powers its core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, the dsPIC33EDV64MC205 device incorporates an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-5 located in Section 30.1 "DC Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

#### FIGURE 27-1: CONNECTIONS FOR INTERNAL 1.8V CORE LOGIC REGULATOR AND ON-CHIP 3.3V VREG OUTPUT^(1,2,3)



### 27.5 On-Chip 3.3V Regulator Output

The dsPIC33EDV64MC205 device also incorporates an on-chip 3.3V regulator. This regulator outputs 3.3V on the VREG pin when 6-28V are supplied to the HVDD pin.

The 3.3V VREG output may be used to power all VDD/ AVDD supply pins when 6-28V are supplied to the HVDD pin (Figure 27-1).

This configuration requires that the MOSFET Driver module is powered via the HVDD pin for dsPIC[®] device operation.

An external 3.0-3.6V power source is required for VDD/ AVDD if the user wishes to operate the dsPIC[®] device without powering the MOSFET Driver module.

## 27.6 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source based on the device Configuration bit values (FNOSC[2:0] and POSCMD[1:0]).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON[5]) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 30-22 of **Section 30.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON[1]) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle mode and resets the device should VDD fall below the BOR threshold voltage.

### 27.7 Watchdog Timer (WDT)

The WDT implemented in the dsPIC33EDV64MC205 device is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

#### 27.7.1 PRESCALER/POSTSCALER


The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT Time-out period (TWDT), as shown in Parameter SY12 in Table 30-22.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST[3:0] Configuration bits (FWDT[3:0]), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.



#### FIGURE 27-2: WDT BLOCK DIAGRAM

### 27.7.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON[3,2]) needs to be cleared in software after the device wakes up.

### 27.7.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON[5]). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON[4]), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

#### 27.7.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode, enabled by programming the WINDIS bit in the WDT Configuration register (FWDT[6]). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window Select bits (WDTWIN[1:0]).

#### 27.8 In-Circuit Serial Programming™ (ICSP™)

The dsPIC33EDV64MC205 device can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits"* (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

#### 27.9 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, VSS and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

#### 27.10 Code Protection and CodeGuard™ Security

The dsPIC33EDV64MC205 device offers basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to "CodeGuard™ Intermediate Security" (DS70005182) in the "dsPIC33/ PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

NOTES:

### 28.0 INSTRUCTION SET SUMMARY

**Note:** This data sheet summarizes the features of the dsPIC33EDV64MC205 device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "*dsPIC33/PIC24 Family Reference Manual*", which is available from the Microchip website (www.microchip.com).

The dsPIC33EDV64MC205 instruction set is identical to the instruction set found in dsPIC33E devices.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 28-1 lists the general symbols used in describingthe instructions.

The dsPIC33EDV64MC205 instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the eight MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either

two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70000157).
 For more information on instructions that take more than one instruction cycle to execute, refer to *"CPU"* (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly Section 2.8 "Instruction Flow Types".

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a\in\{b,c,d\}$	a is selected from the set of values b, c, d
[n:m]	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }

#### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions $\in$ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 destination Working registers ∈ {W0W15}
Wns	One of 16 source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

### TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

TABLE 28-2: INSTRUCTION SET OVERVIEW
--------------------------------------

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
1	ADD	ADD	Acc ⁽¹⁾	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = Iit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-Bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (4)	None
		BRA	GEU,Expr	Branch if Unsigned Greater Than or Equal	1	1 (4)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (4)	None
		BRA	GTU,Expr	Branch if Unsigned Greater Than	1	1 (4)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (4)	None
		BRA	LEU, Expr	Branch if Unsigned Less Than or Equal	1	1 (4)	None
		BRA	LT, Expr	Branch if Less Than	1	1 (4)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (4)	None
		BRA	N, Expr	Branch if Negative	1	1 (4)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA, Expr ⁽¹⁾	Branch if Accumulator A Overflow	1	1 (4)	None
		BRA	OB, Expr(1)	Branch if Accumulator B Overflow	1	1 (4)	None
		BRA	OV, Expr ⁽¹⁾	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr ⁽¹⁾	Branch if Accumulator A Saturated	1	1 (4)	None
		BRA	SB, Expr ⁽¹⁾	Branch if Accumulator B Saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
•	1001	THOP	±, TV±U3	Dir Oori	<u> </u>		NULLE

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
8	BSW	BSW.C	Ws,Wb	Write C Bit to Ws[Wb]	1	1	None
		BSW.Z	Ws,Wb	Write Z Bit to Ws[Wb]	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	-	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws[Wb] to C	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws[Wb] to Z	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call Subroutine	2	4	SFA
14		CALL	Wn	Call Indirect Subroutine	1	4	SFA
		CALL.L	Wn	Call Indirect Subroutine (long address)	1	4	SFA
15	CLR	CLR	f	f = 0x0000	1	1	None
15	CHIC	CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Clear Accumulator	1	1	OA,OB,SA,SE
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
17	COM			WREG = f			
		COM	f,WREG		1	1	N,Z
10		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CPO	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, Branch if =	1	1 (5)	None
22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, Branch if >	1	1 (5)	None
23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, Branch if <	1	1 (5)	None
24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
	CPBNE	CPBNE	Wb,Wn,Expr	Compare Wb with Wn, Branch if ≠	1	1 (5)	None

TADLE 20-2. INSTRUCTION SET OVERVIEW (CONTINUED)	TABLE 28-2:	<b>INSTRUCTION SET OVERVIEW (CONTINUED)</b>
--------------------------------------------------	-------------	---------------------------------------------

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = $f - 1$	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-Bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-Bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-Bit Integer Divide	1	18	N,Z,C,OV
20		DIV.UD	Wm,Wn	Unsigned 32/16-Bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm, Wn ⁽¹⁾	Signed 16/16-Bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr ⁽¹⁾	Do Code to PC + Expr, lit15 + 1 Times	2	2	None
		DO	Wn,Expr ⁽¹⁾	Do Code to PC + Expr, (Wn) + 1 Times	2	2	None
32	ED	ED	Wm*Wm, Acc, Wx, Wy, Wxd ⁽¹⁾	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to Address	2	4	None
		GOTO	Wn	Go to Indirect	1	4	None
		GOTO.L	Wn	Go to Indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd ⁽¹⁾	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-Bit Literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-Bit Literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-Bit Literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-Bit Literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-Bit Literal to TBLPAG	1	1	None
		MOVPAG	Ws, DSRPAG	Move Ws[9:0] to DSRPAG	1	1	None
		MOVPAG	Ws, DSWPAG	Move Ws[8:0] to DSWPAG	1	1	None
		MOVPAG	Ws, TBLPAG	Move Ws[7:0] to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Prefetch and Store Accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc ⁽¹⁾	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

#### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
53	NEG	NEG	Acc ⁽¹⁾	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 Times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 Times	1	1	None
60	RESET	RESET		Software Device Reset	1	1	None
61	RETFIE	RETFIE		Return from Interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (no Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (no Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (no Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (no Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (no Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (no Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo ⁽¹⁾	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo ⁽¹⁾	Store Rounded Accumulator	1	1	None
69	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z
70	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
71	SFTAC	SFTAC	Acc, Wn ⁽¹⁾	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6 ⁽¹⁾	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
73	SUB	SUB	Acc ⁽¹⁾	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
75	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – ( $\overline{C}$ )	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
		SWAP	Wn	Wn = Byte Swap Wn	1	1	None
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog[23:16] to Wd[7:0]	1	5	None
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog[15:0] to Wd	1	5	None
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws[7:0] to Prog[23:16]	1	2	None
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog[15:0]	1	2	None
82	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
84	ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINU
-----------------------------------------------

NOTES:

## 29.0 DEVELOPMENT SUPPORT

Move a design from concept to production in record time with Microchip's award-winning development tools. Microchip tools work together to provide state of the art debugging for any project with easy-to-use Graphical User Interfaces (GUIs) in our free MPLAB[®] X and Atmel Studio Integrated Development Environments (IDEs), and our code generation tools. Providing the ultimate ease-of-use experience, Microchip's line of programmers, debuggers and emulators work seamlessly with our software tools. Microchip development boards help evaluate the best silicon device for an application, while our line of third party tools round out our comprehensive development tool solutions.

Microchip's MPLAB X and Atmel Studio ecosystems provide a variety of embedded design tools to consider, which support multiple devices, such as  $PIC^{@}$  MCUs,  $AVR^{@}$  MCUs, SAM MCUs and  $dsPIC^{@}$  DSCs. MPLAB X tools are compatible with Windows[®], Linux[®] and Mac[®] operating systems while Atmel Studio tools are compatible with Windows.

Go to the following website for more information and details:

https://www.microchip.com/development-tools/

NOTES:

## **30.0 ELECTRICAL CHARACTERISTICS**

This section provides an overview of the dsPIC33EDV64MC205 device electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EDV64MC205 device are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when $V_{DD} < 3.0V^{(3)}$	-0.3V to +3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sunk/sourced by any 4x I/O pin	15 mA
Maximum current sunk/sourced by any 8x I/O pin	
Maximum current sunk by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
  - 3: See the "Pin Diagram" section for the 5V tolerant pins.

### **30.1 DC Characteristics**

Characteristic	VDD Range (in Volts)	Temp Range (in °C)	Maximum MIPS
I-Temp	3.0V to 3.6V ⁽¹⁾	-40°C to +85°C	70
E-Temp	3.0V to 3.6V ⁽¹⁾	-40°C to +125°C	60

#### TABLE 30-1: OPERATING MIPS VS. VOLTAGE

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

#### TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices:					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices:					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	I	Pint + Pi/c	)	×
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(	ГЈ — ТА)/Ө.	IA	W

#### TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 52-Pin VQFN 8x8 mm	θJA	24.7		°C/W	Note 1

Note 1: Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

#### TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array} $					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage	3.0		3.6	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	—	V		
DC17	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.03		—	V/ms	0V-1V in 100 ms	

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

#### TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments					
	CEFC External Filter Capacitor 4.7 10 — µF Capacitor must have a low series resistance (< 1 Ohm)											

**Note 1:** Typical VCAP voltage = 1.8 volts when VDD  $\ge$  VDDMIN.

#### TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Тур.	Max.	Units	ts Conditions				
Operating Cur	rent (IDD) ⁽¹⁾							
DC20d	9	15	mA	-40°C				
DC20a	9	15	mA	+25°C	3.3∨	10 MIPS		
DC20b	9	15	mA	+85°C	3.3V	10 1011-5		
DC20c	9	15	mA	+125°C				
DC22d	16	25	mA	-40°C				
DC22a	16	25	mA	+25°C	0.01/	20 MIPS		
DC22b	16	25	mA	+85°C	3.3V	20 101173		
DC22c	16	25	mA	+125°C				
DC24d	27	40	mA	-40°C				
DC24a	27	40	mA	+25°C	3.3∨	40 MIPS		
DC24b	27	40	mA	+85°C	3.3V	40 MIF3		
DC24c	27	40	mA	+125°C				
DC25d	36	55	mA	-40°C				
DC25a	36	55	mA	+25°C	2.21/	60 MIPS		
DC25b	36	55	mA	+85°C	3.3V			
DC25c	36	55	mA	+125°C				
DC26d	41	60	mA	-40°C				
DC26a	41	60	mA	+25°C	3.3V 70 MIPS			
DC26b	41	60	mA	+85°C				

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins (except OSC1) are configured as outputs and are driven low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
- NOP instructions are executed in while (1) loop

DC CHARACTE	RISTICS		(unless oth		s: 3.0V to 3.6V ≤ TA ≤ +85°C for Ind ≤ TA ≤ +125°C for E			
Parameter No.	Тур.	Max.	Units	Conditions				
Idle Current (IID	)LE) ⁽¹⁾			·				
DC40d	3	8	mA	-40°C				
DC40a	3	8	mA	+25°C	3.3V	10 MIPS		
DC40b	3	8	mA	+85°C	3.3V	10 1011-5		
DC40c	3	8	mA	+125°C				
DC42d	6	12	mA	-40°C				
DC42a	6	12	mA	+25°C	- 3.3V	20 MIPS		
DC42b	6	12	mA	+85°C	3.3V	20 WIF 3		
DC42c	6	12	mA	+125°C				
DC44d	11	18	mA	-40°C		40 MIPS		
DC44a	11	18	mA	+25°C	- 3.3V			
DC44b	11	18	mA	+85°C	3.3V	40 10117-3		
DC44c	11	18	mA	+125°C				
DC45d	17	27	mA	-40°C				
DC45a	17	27	mA	+25°C	- 3.3V	60 MIPS		
DC45b	17	27	mA	+85°C	3.3V			
DC45c	17	27	mA	+125°C				
DC46d	20	35	mA	-40°C				
DC46a	20	35	mA	+25°C	3.3V	70 MIPS		
DC46b	20	35	mA	+85°C	]			

#### TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Base Idle current (IIDLE) is measured as follows:

• CPU core is off oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins (except OSC1) are configured as outputs and are driven low
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
- The NVMSIDL bit (NVMCON[12]) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)

 The VREGSF bit (RCON[11]) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)

#### TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Opera (unless otherw Operating temp	<b>3.6V</b> 5°C for Industrial 25°C for Extended			
Parameter No.	Тур.	Max.	Units	Cond	itions		
Power-Down	Current (IPD) ⁽¹⁾						
DC60d	25	100	μA	-40°C			
DC60a	30	100	μA	+25°C	3.3V		
DC60b	150	350	μA	+85°C	3.3V		
DC60c	350	800	μA	IA +125°C			

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins (except OSC1) are configured as outputs and are driven low
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)
- The VREGS bit (RCON[8]) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON[11]) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)

#### TABLE 30-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT $(\triangle Iwdt)^{(1)}$

DC CHARACTER	RISTICS		(unless otherw	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Тур.	Max.	Units	Conditions				
DC61d	8	_	μA	-40°C				
DC61a	10	—	μA	+25°C				
DC61b	12	—	μA	+85°C 3.3V				
DC61c	13	—	μA +125°C					

**Note 1:** The  $\triangle$ IWDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

#### TABLE 30-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	ISTICS	Standard C (unless oth Operating t	nerwise st	<b>ated)</b> [.] e -40°C	≤ TA ≤ +8	<b>5°C for Industrial</b> 25°C for Extended				
Parameter No.	Тур.	Doze Ratio	Units		Con	ditions				
Doze Current (IDC	Doze Current (IDOZE) ⁽¹⁾									
DC73a ⁽²⁾	35	—	1:2	mA	-40°C	3.3V	Fosc = 140 MHz			
DC73g	20	30	1:128	mA	-40 C					
DC70a ⁽²⁾	35	—	1:2	mA	. 05%0	+25°C	3.3V	Fosc = 140 MHz		
DC70g	20	30	1:128	mA	+25 C	3.3V				
DC71a ⁽²⁾	35	—	1:2	mA	+85°C	3.3V	Ecco = 140 MHz			
DC71g	20	30	1:128	mA	-05 C	3.3V	Fosc = 140 MHz			
DC72a ⁽²⁾	28	—	1:2	mA	+125°C	3.3V				
DC72g	15	30	1:128	mA	+125 C	3.3V	Fosc = 120 MHz			

**Note 1:** IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

 Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>

• CLKO is configured as an I/O input pin in the Configuration Word

• All I/O pins (except OSC1) are configured as outputs and are driven low

• MCLR = VDD, WDT and FSCM are disabled

• CPU, SRAM, program memory and data memory are operational

• No peripheral modules are operating or being clocked (defined PMDx bits are all '1's)

• NOP instructions are executed in while (1) loop

2: Parameter is characterized but not tested in manufacturing.

DC CH/	ARACTEF	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
	VIL	Input Low Voltage							
DI10		Any I/O Pin and MCLR	Vss	_	0.2 Vdd	V			
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss		0.8	V	SMBus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant	0.8 Vdd		Vdd	V			
		I/O Pins 5V Tolerant and MCLR	0.8 VDD	—	5.5	V			
		I/O Pins with SDAx, SCLx	0.8 Vdd	_	5.5	V	SMBus disabled		
		I/O Pins with SDAx, SCLx	2.1	_	5.5	V	SMBus enabled		
DI30	ICNPU	Change Notification Pull-up Current	150	250	550	μA	VDD = 3.3V, VPIN = VSS		
DI31	ICNPD	Change Notification Pull-Down Current ⁽³⁾	20	50	100	μA	VDD = 3.3V, VPIN = VDD		

#### TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

- 3: VIL source < (VSS 0.3). Characterized but not tested.
- **4:** VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **5:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 6: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 7: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Conditions			
	lı∟	Input Leakage Current ^(1,2)							
DI50		I/O Pins – 5V Tolerant	-1	—	+1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance		
DI51		I/O Pins – Not 5V Tolerant	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ pin \ at \ high-impedance, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \end{array}$		
DI51a		I/O Pins – Not 5V Tolerant	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b		I/O Pins – Not 5V Tolerant	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ pin \ at \ high-impedance, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \end{array}$		
DI51c		I/O Pins – Not 5V Tolerant	-1		+1	μA	Analog pins shared with external reference pins, -40°C ≤ TA ≤ +125°C		
DI55		MCLR	-5	—	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	-5		+5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$		

#### TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- **3:** VIL source < (Vss 0.3). Characterized but not tested.
- 4: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **5:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 6: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 7: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

TABLE 30-11:	DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)
--------------	--------------------------------------------------------------

рс сн	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
DI60a	licl	Input Low Injection Current	0		_5 ^(3,6)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7		
DI60b	ІІСН	Input High Injection Current	0	_	+5 ^(4,5,6)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁵⁾		
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁷⁾	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT					

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- **3:** VIL source < (Vss 0.3). Characterized but not tested.
- 4: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **5:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 6: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 7: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
						-40°C	$\leq$ TA $\leq$ +125°C for Extended			
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾	—	_	0.4	V	$ \begin{array}{l} VDD = 3.3V, \ IOL \leq 6 \ mA, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C, \ IOL \leq 5 \ mA, \\ +85^{\circ}C < TA \leq +125^{\circ}C \end{array} $			
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	_	_	0.4	V	$V_{DD} = 3.3V, I_{OL} \le 12 \text{ mA},$ -40°C $\le$ TA $\le$ +85°C, I_{OL} $\le$ 8 mA, +85°C < TA $\le$ +125°C			
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	_	—	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	_	—	V	IOH ≥ -15 mA, VDD = 3.3V			
DO20A	Von1	Output High Voltage	1.5 ⁽¹⁾	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
		4x Source Driver Pins ⁽²⁾	2.0 ⁽¹⁾	_	—		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
			3.0 ⁽¹⁾	_	—		IOH $\ge$ -7 mA, VDD = 3.3V			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5 ⁽¹⁾	—	—	V	IOH $\geq$ -22 mA, VDD = 3.3V			
			2.0 ⁽¹⁾	—	—		IOH $\geq$ -18 mA, VDD = 3.3V			
			3.0 ⁽¹⁾	—	—		IOH $\geq$ -10 mA, VDD = 3.3V			

### TABLE 30-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Includes all I/O pins that are not 8x sink driver pins (see below).

3: Includes the following pins: RA4, RA9, RB7-RB15, RC3 and RC15.

#### TABLE 30-13: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. ⁽²⁾	Тур.	Max.	Units	Conditions		
BO10	3O10 VBOR BOR Event on VDD Transition High-to-Low		2.65	_	2.95	V	VDD (Notes 2 and 3)		

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance.

2: Parameters are for design guidance only and are not tested in manufacturing.

**3:** The VBOR specification is relative to VDD.

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	. Typ. ⁽¹⁾ Max. Units			Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	3.0	—	3.6	V			
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C		
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	—	mA			
D136	IPEAK	Instantaneous Peak Current During Start-up	—	—	150	mA			
D137a	Тре	Page Erase Time ⁽³⁾	—	146893	—	FRC Cycles	TA = +85°C		
D137b	TPE	Page Erase Time ⁽³⁾	—	146893	—	FRC Cycles	TA = +125°C		
D138a	Tww	Word Write Cycle Time ⁽³⁾	_	346	—	FRC Cycles	TA = +85°C		
D138b	Tww	Word Write Cycle Time ⁽³⁾	_	346	—	FRC Cycles	TA = +125°C		

### TABLE 30-14: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN[5:0] = 011111 (for Minimum), TUN[5:0] = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".


## 30.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EDV64MC205 device AC characteristics and timing parameters.

#### TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended
	Operating voltage VDD range as described in Section 30.1 "DC Characteristics".


## FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Cio	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I ² C mode

## FIGURE 30-2: EXTERNAL CLOCK TIMING



AC CHA				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	eristic Min. Typ. ⁽¹⁾		Max.	Units	Conditions		
OS10 FIN		External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC		
		Oscillator Crystal Frequency	3.5	—	10	MHz	XT		
			10		25	MHz	HS		
OS20	Tosc	Tosc = 1/Fosc	8.33	_	DC	ns	+125°C		
		Tosc = 1/Fosc	7.14		DC	ns	+85°C		
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67	_	DC	ns	+125°C		
		Instruction Cycle Time ⁽²⁾	14.28	—	DC	ns	+85°C		
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	—	0.55 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ^(3,4)	—	5.2	_	ns			
OS41	TckF	CLKO Fall Time ^(3,4)	_	5.2	—	ns			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	_	12	—	mA/V	HS, VDD = 3.3V, TA = +25°C		
			—	6	_	mA/V	XT, VDD = 3.3V, TA = +25°C		

#### TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized but not tested in manufacturing.

#### TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol Characteristic			Typ. ⁽¹⁾	Max.	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes	
OS51	Fvco	On-Chip VCO System Frequency	120	_	340	MHz		
OS52	OS52 TLOCK PLL Start-up Time (Lock Time)		0.9	1.5	3.1	ms		
OS53			-3	0.5	3	%		

**Note 1:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if Fosc = 120 MHz and the SPIx bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter = 
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

#### TABLE 30-19: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditio	ns				
Internal	FRC Accuracy @ FRC Fre	equency =	7.37 MHz	(1)							
F20a	FRC	-1.5	0.5	+1.5	%	$-40^{\circ}C \le TA \le -10^{\circ}C$	VDD = 3.0-3.6V				
		-1	0.5	+1	%	$\textbf{-10^{\circ}C} \leq TA \leq \textbf{+85^{\circ}C}$	VDD = 3.0-3.6V				
F20b	FRC	-2	1	+2	%	$+85^{\circ}C \le TA \le +125^{\circ}C$	VDD = 3.0-3.6V				


Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

### TABLE 30-20: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$								
Param No. Characteristic		Min.	Тур.	Max.	Units	Conditio	ons				
LPRC (	@ 32.768 kHz ⁽¹⁾										
F21a	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le -10^{\circ}C$	VDD = 3.0-3.6V				
		-20	—	+20	%	$\textbf{-10^{\circ}C} \leq TA \leq \textbf{+85^{\circ}C}$	VDD = 3.0-3.6V				
F21b	LPRC	-30	—	+30	%	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V				

**Note 1:** The change of LPRC frequency as VDD changes.






### TABLE 30-21: I/O TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions				Conditions
DO31	TIOR	Port Output Rise Time		5	10	ns	
DO32	TIOF	Port Output Fall Time	_	5	10	ns	
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns	
DI40	DI40 TRBP CNx High or Low Time (input)		2			Тсү	

**Note 1:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

## FIGURE 30-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS




# TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	. Typ. ⁽²⁾ Max. Units			Conditions			
SY00	Τρυ	Power-up Period	_	400	600	μs				
SY10	Tost	Oscillator Start-up Time		1024 Tosc			Tosc = OSC1 period			
SY12	Twdt	Watchdog Timer Time-out Period	0.81	0.98	1.22	ms	WDTPRE = 0, WDTPOST[3:0] = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C			
			3.26	3.91	4.88	ms	WDTPRE = 1, WDTPOST[3:0] = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs				
SY20	TMCLR	MCLR Pulse Width (low)	2	—	_	μs				
SY30	TBOR	BOR Pulse Width (low)	1	_		μs				
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μs	-40°C to +85°C			
SY36	TVREG	Voltage Regulator Standby-to-Active mode Transition Time	_	—	30	μs				
SY37	TOSCDFRC	FRC Oscillator Start-up Delay	46	48	54	μs				
SY38	TOSCDLPRC	LPRC Oscillator Start-up Delay		—	70	μs				

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

### FIGURE 30-5: TIMER1-TIMER5 EXTERNAL CLOCK TIMING CHARACTERISTICS



TADLE 30-23.		Standard Operating Conditions: 3.0
TABLE 30-23.	TIMER1 EXTERNAL CLOCK	TIMING REQUIREMENTS(1)

АС СН/	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol Characteristic ⁽²⁾			Min.	Тур.	Max.	Units	Conditions	
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TA15, N = prescale value (1, 8, 64, 256)	
			Asynchronous mode	35		—	ns		
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = prescale value (1, 8, 64, 256)	
			Asynchronous mode	10		—	ns		
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)	
OS60	Ft1		tor Input ange (oscillator etting bit, TCS	DC	_	50	kHz		
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns		

**Note 1:** Timer1 is a Type A timer.


АС СНА					$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Charae	cteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)		
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)		
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from Clock Edge Increment	External TxCK to Timer	0.75 Tcy + 40		1.75 Tcy + 40	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

<b>TABLE 30-25</b>	TIMER3 AND 1	TIMER5 (TYPE C	; TIMER) EXTERNA	AL CLOCK TIMING REQUIREMENTS
--------------------	--------------	----------------	------------------	------------------------------

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous mode	Tcy + 20		—	ns	Must also meet Parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous mode	Tcy + 20	_	—	ns	Must also meet Parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous mode, with prescaler	2 Tcy + 40	—	—	ns	N = prescale value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal TxCK o Timer	0.75 TCY + 40	_	1.75 Tcy + 40	ns		


## FIGURE 30-6: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS



## TABLE 30-26: INPUT CAPTURE x MODULE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No. Symbol Characteristics ⁽¹⁾			Min.	Max.	Units	Con	ditions		
IC10	TCCL	ICx Input Low Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25		ns	Must also meet Parameter IC15			
IC11	ТссН	ICx Input High Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet Parameter IC15	N = prescale value (1, 4, 16)		
IC15	ТссР	ICx Input Period	Greater of: 25 + 50 or (1 Tcy/N) + 50	_	ns				

## FIGURE 30-7: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS




### TABLE 30-27: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	_	— — — ns See Parameter DO3					

**Note 1:** These parameters are characterized but not tested in manufacturing.


#### FIGURE 30-8: OCx/PWMx MODULE TIMING CHARACTERISTICS




#### TABLE 30-28: OCx/PWMx MODE TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions					
OC15	TFD	Fault Input to PWMx I/O Change	—	_	Tcy + 20	ns		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20		—	ns		

### FIGURE 30-9: HIGH-SPEED PWMx MODULE FAULT TIMING CHARACTERISTICS




### FIGURE 30-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS



### TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS


AC CHARACTERISTICS			$\label{eq:standard operating Conditions: 3.0V to 3.6V} \end{tabular} \begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions				
MP10	TFPWM	PWMx Output Fall Time			—	ns	See Parameter DO32
MP11	TRPWM	PWMx Output Rise Time	_	_	_	ns	See Parameter DO31
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	—	—	15	ns	
MP30	Tfh	Fault Input Pulse Width	15		_	ns	



### TABLE 30-30: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions	
TQ10	TtQH	TQCK High Time	Synchronous mode with Prescaler	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	_	ns	Must also meet Parameter TQ15
TQ11	TtQL	TQCK Low Time	Synchronous mode with Prescaler	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	—	ns	Must also meet Parameter TQ15
TQ15	TtQP	TQCP Input Period	Synchronous mode with Prescaler	Greater of: 25 + 50 or (1 Tcy/N) + 50	—	—	ns	
TQ20	TCKEXTMRL	-	xternal TQCK o Timer Increment	_	1	Тсү	_	

### FIGURE 30-12: QEA1/QEB1 INPUT CHARACTERISTICS



### TABLE 30-31: QUADRATURE DECODER TIMING REQUIREMENTS


			Standard Ope (unless other Operating tem	wise state	anditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic ⁽¹⁾	Тур. ⁽²⁾	Max.	Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time	6 Tcy	_	ns		
TQ31	TQUH	Quadrature Input High Time	6 Tcy	_	ns		
TQ35	TQUIN	Quadrature Input Period	12 TCY	—	ns		
TQ36	ΤουΡ	Quadrature Phase Period	3 Tcy	_	ns		
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TQUFH	Filter Time to Recognize High with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to "Quadrature Encoder Interface (QEI)" (DS70000601) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip website for the latest family reference manual sections.





### TABLE 30-32: QEI INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Max. Units Conditions				
TQ50	TqiL	Filter Time to Recognize Low with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ51	TqiH	Filter Time to Recognize High with Digital Filter	3 * N * TCY	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 <b>(Note 2)</b>	
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)	3 Тсү	_	ns		


Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA1 and QEB1 is shown for position counter Reset timing only; shown for forward direction only (QEA1 leads QEB1). Same timing applies for reverse direction (QEA1 lags QEB1) but index pulse recognition occurs on the falling edge.


### TABLE 30-33: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARACTERIST	cs	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Host Transmit Only (Half-Duplex)	Transmit Only Transmit/Receive		CKE	СКР	SMP		
Figure 30-14, Figure 30-15, Table 30-34	_	_	0,1	0,1	0,1		
	Figure 30-16, Table 30-35	_	1	0,1	1		
—	Figure 30-17, Table 30-36	_	0	0,1	1		
—	—	Figure 30-18, Table 30-37	1	0	0		
_	—	Figure 30-19, Table 30-38	1	1	0		
_	_	Figure 30-20, Table 30-39	0	1	0		
_	—	Figure 30-21, Table 30-40	0	0	0		

### FIGURE 30-14: SPI2 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



#### FIGURE 30-15: SPI2 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS



#### TABLE 30-34: SPI2 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	—		15	MHz	Note 3	
SP20	TscF	SCK2 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Host mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

### FIGURE 30-16: SPI2 HOST MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS



# TABLE 30-35:SPI2 HOST MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS


			Standard	l Operatin	a Conditi	ions: 3.0\	/ to 3.6V	
AC CHA	RACTERIST	īcs	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditio					
SP10	FscP	Maximum SCK2 Frequency	_	_	9	MHz	Note 3	
SP20	TscF	SCK2 Output Fall Time		—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ. column are at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Host mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI2 pins.

### FIGURE 30-17: SPI2 HOST MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



## TABLE 30-36:SPI2 HOST MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Condition					
SP10	FscP	Maximum SCK2 Frequency		—	9	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK2 Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns		


**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Host mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.





# TABLE 30-37:SPI2 CLIENT MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	-	—	Lesser of FP or 15	MHz	Note 3	
SP72	TscF	SCK2 Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	_	50	ns	Note 4	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 Tcy + 40	_	_	ns	Note 4	
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	_	—	50	ns		


**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the Host must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.





# TABLE 30-38:SPI2 CLIENT MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK2 Input Frequency	_	—	Lesser of FP or 11	MHz	Note 3		
SP72	TscF	SCK2 Input Fall Time	-	—	—	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO2 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO2 Data Output Rise Time	-	—	—	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	SS2 ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	—	ns			
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	Note 4		
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 Tcy + 40	—	—	ns	Note 4		
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	—	50	ns			


Note 1: These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the Host must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.





# TABLE 30-39:SPI2 CLIENT MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	—	_	15	MHz	Note 3	
SP72	TscF	SCK2 Input Fall Time	_	—		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	—	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	Note 4	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 Tcy + 40	—		ns	Note 4	


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the Host must not violate this specification.

**4:** Assumes 50 pF load on all SPI2 pins.





# TABLE 30-40:SPI2 CLIENT MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	_		11	MHz	Note 3	
SP72	TscF	SCK2 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	—	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	Note 4	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 Tcy + 40	—		ns	Note 4	

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.


**3:** The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the Host must not violate this specification.

**4:** Assumes 50 pF load on all SPI2 pins.

### TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
HostHostTransmit OnlyTransmit/Receive(Half-Duplex)(Full-Duplex)		Client Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
Figure 30-22, Figure 30-23, Table 30-42	_	-	0,1	0,1	0,1		
—	Figure 30-24, Table 30-43	—	1	0,1	1		
—	Figure 30-25, Table 30-44	—	0	0,1	1		
—	—	Figure 30-26, Table 30-45	1	0	0		
_	_	Figure 30-27, Table 30-46	1	1	0		
_	_	Figure 30-28, Table 30-47	0	1	0		
_	—	Figure 30-29, Table 30-48	0	0	0		

#### FIGURE 30-22: SPI1 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



#### FIGURE 30-23: SPI1 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS




TABLE 30-42: SPI1 HOST MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
------------------------------------------------------------------------------

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions			
SP10	FscP	Maximum SCK1 Frequency	—	_	15	MHz	Note 3			
SP20	TscF	SCK1 Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)			
SP21	TscR	SCK1 Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)			
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)			
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)			
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns				
SP36	TdiV2scH, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns				


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Host mode must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.





# TABLE 30-43:SPI1 HOST MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS


TIMING REGORDENTS								
AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency	_	_	10	MHz	Note 3	
SP20	TscF	SCK1 Output Fall Time	_	_		ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time		—		ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	_		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Host mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.

#### FIGURE 30-25: SPI1 HOST MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



# TABLE 30-44:SPI1 HOST MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency	_	—	10	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30		_	ns		


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Host mode must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.





# TABLE 30-45:SPI1 CLIENT MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	_	_	Lesser of FP or 15	MHz	Note 3		
SP72	TscF	SCK1 Input Fall Time	—	_	—	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	_	—	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	_	—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	—	ns			
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	_	50	ns	Note 4		
SP52	TscH2ssH TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	_	—	ns	Note 4		
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	—	50	ns			


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the Host must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.





### TABLE 30-46:SPI1 CLIENT MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	—		Lesser of FP or 11	MHz	Note 3		
SP72	TscF	SCK1 Input Fall Time	_		—	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	_	_	—	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—		—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—		—	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30		—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30		—	ns			
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	_	—	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	Note 4		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	—	ns	Note 4		
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	_	50	ns			


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the Host must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.





### TABLE 30-47:SPI1 CLIENT MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	_		15	MHz	Note 3	
SP72	TscF	SCK1 Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	Note 4	
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	Note 4	


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the Host must not violate this specification.

**4:** Assumes 50 pF load on all SPI1 pins.





### TABLE 30-48:SPI1 CLIENT MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	_		11	MHz	Note 3	
SP72	TscF	SCK1 Input Fall Time	—	—		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—		ns		
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	Note 4	
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	Note 4	


**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.


**3:** The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the Host must not violate this specification.

**4:** Assumes 50 pF load on all SPI1 pins.

#### FIGURE 30-30: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (HOST MODE)








AC CHA	RACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾ Ma		Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)		μs			
			400 kHz mode	Tcy/2 (BRG + 2)	—	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μs			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μs			
			400 kHz mode	Tcy/2 (BRG + 2)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μs			
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽²⁾	40		ns			
IM26	THD:DAT	Data Input	100 kHz mode	0		μs			
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽²⁾	0.2		μs			
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)		μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs	After this period, the		
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)	_	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	_	μs	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μs			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μs			
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μs			
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns			
		From Clock	400 kHz mode	_	1000	ns			
			1 MHz mode ⁽²⁾		400	ns			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be		
			400 kHz mode	1.3		μs	free before a new		
			1 MHz mode ⁽²⁾	0.5		μs	transmission can star		
IM50	Св	Bus Capacitive L	oading	_	400	pF			
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	Note 3		


#### TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (HOST MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to "Inter-Integrated Circuit (I²C)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip website for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized but not tested in manufacturing.



#### FIGURE 30-33: I2Cx BUS DATA TIMING CHARACTERISTICS (CLIENT MODE)



АС СНА	RACTERI	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol Chara		eristic ⁽³⁾	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs		
			400 kHz mode	1.3		μs		
			1 MHz mode ⁽¹⁾	0.5	—	μs		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾		100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns		
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	_	ns	-	
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μs		
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	_	μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25	_	μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μs		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	_	μs		
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.6		μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4		μs		
		Hold Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.25		μs		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns		
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns	1	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μs	can start	
IS50	Св	Bus Capacitive Lo	ading	—	400	pF		
IS51	TPGD	Pulse Gobbler De		65	390	ns	Note 2	


#### TABLE 30-50: I2Cx BUS DATA TIMING REQUIREMENTS (CLIENT MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**2:** Typical value for this parameter is 130 ns.

**3:** These parameters are characterized but not tested in manufacturing.

#### FIGURE 30-34: UARTX MODULE I/O TIMING CHARACTERISTICS



#### TABLE 30-51: UARTX MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +125°C					
Param Symbol Characteristic ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
UA10	TUABAUD	UARTx Baud Time	66.67		_	ns		
UA11	FBAUD	UARTx Baud Frequency	_		15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_		ns		

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

рс сн	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Typ. ⁽²⁾	Max.	Units	Conditions			
Compa	rator AC CI	naracteristics								
CM10	TRESP	Response Time ⁽³⁾	—	19	—	ns	V+ input step of 100 mV, V- input held at VDD/2			
CM11	Тмс2о∨	Comparator Mode Change to Output Valid	—	—	10	μs				
Compa	rator DC Cl	haracteristics								
CM30	VOFFSET	Comparator Offset Voltage	_	±10	±15 ⁽⁷⁾	mV				
CM31	VHYST	Input Hysteresis Voltage ⁽³⁾	—	30	65 ⁽³⁾	mV				
CM32	TRISE/ TFALL	Comparator Output Rise/ Fall Time ⁽³⁾	—	20	_	ns	1 pF load capacitance on input			
CM33	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	_	db				
CM34	VICM	Input Voltage Range	AVss	—	AVDD	V				
Op Am	p AC Chara	cteristics	L							
CM20	SR	Slew Rate ⁽³⁾	3.7	7.5	16	V/µs	10 pF load			
CM21a	Рм	Phase Margin (Configuration A) ^(3,4)	—	55	—	Degree	G = 4V/V, 10 pF load			
CM21b	Рм	Phase Margin (Configuration B) ^(3,5)	—	40	_	Degree	G = 4V/V, 10 pF load			
CM22	Gм	Gain Margin ⁽³⁾	—	20	_	db	G = 100V/V, 10 pF load			
CM23a	GBW	Gain Bandwidth (Configuration A) ^(3,4)	—	10	—	MHz	10 pF load			
CM23b	GBW	Gain Bandwidth (Configuration B) ^(3,5)	_	6		MHz	10 pF load			

#### TABLE 30-52: OP AMP/COMPARATOR SPECIFICATIONS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- **2:** Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- **5:** See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.
- 7: Input resistance (R1) must be less than or equal to  $2 k\Omega$ . The resulting minimum gain of the op amp circuit is equal to four.

#### TABLE 30-52: OP AMP/COMPARATOR SPECIFICATIONS (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
Op Am	p DC Chara	cteristics							
CM40	VCMR	Common-Mode Input Voltage Range	AVss	—	AVDD	V			
CM41	CMRR	Common-Mode Rejection Ratio ⁽³⁾	_	40	—	db	VCM = AVDD/2		
CM42	VOFFSET	Op Amp Offset Voltage ⁽³⁾	-30	±5	+30	mV			
CM43	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	—	db			
CM44	los	Input Offset Current	—	—	—	_	See pad leakage currents in Table 30-11		
CM45	lв	Input Bias Current	—	—	—	_	See pad leakage currents in Table 30-11		
CM46	Ιουτ	Output Current	_	—	420	μA	With minimum value of RFEEDBACK (CM48)		
CM48	RFEEDBACK	Feedback Resistance Value	8	—	—	kΩ			
CM49a	VOADC	Output Voltage Measured at OAx Pin Using ADC ^(3,4)	AVss + 0.077 AVss + 0.037 AVss + 0.018		AVDD - 0.077 AVDD - 0.037 AVDD - 0.018	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ		
CM49b	Vout	Output Voltage Measured at OAxOUT Pin ^(3,4,5)	AVss + 0.210 AVss + 0.100 AVss + 0.050	—	AVDD - 0.210 AVDD - 0.100 AVDD - 0.050	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ		
CM51	Rint1 ⁽⁶⁾	Internal Resistance 1 (Configuration A and B) ^(3,4,5)	198	264	317	Ω	Min = -40°C Typ = +25°C Max = +125°C		

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ." column are at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- **5:** See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.
- 7: Input resistance (R1) must be less than or equal to  $2 k\Omega$ . The resulting minimum gain of the op amp circuit is equal to four.

#### TABLE 30-53: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHA	RACTERIS	TICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			·85°C for Industrial	
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditio				Conditions
VR310	TSET	Settling Time		1	10	μs	Note 1

**Note 1:** Settling time is measured while CVRR = 1 and CVR[3:0] bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

#### TABLE 30-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions							
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb				
VRD311	CVRAA	Absolute Accuracy ⁽²⁾	—	±25	—	mV	CVRSRC = 3.3V			
VRD313	CVRSRC	Input Reference Voltage	0 — AVDD + 0.3 V							
VRD314	CVRout	Buffer Output Resistance ⁽²⁾	_	1.5k	_	Ω				

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

#### TABLE 30-55: CTMU CURRENT SOURCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions:3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Condition					
CTMU Cur	rent Source	9						
CTMUI1	Ιουτ1	Base Range ⁽¹⁾	0.29		0.77	μA	CTMUICON[9:8] = 01	
CTMUI2	Ιουτ2	10x Range ⁽¹⁾	3.85		7.7	μA	CTMUICON[9:8] = 10	
CTMUI3	IOUT3	100x Range ⁽¹⁾	38.5		77	μA	CTMUICON[9:8] = 11	
CTMUI4	IOUT4	1000x Range ⁽¹⁾	385	—	770	μA	CTMUICON[9:8] = 00	
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	—	0.598		V	TA = +25°C, CTMUICON[9:8] = 01	
			—	0.658	_	V	TA = +25°C, CTMUICON[9:8] = 10	
			—	0.721	_	V	TA = +25°C, CTMUICON[9:8] = 11	
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/°C	CTMUICON[9:8] = 01	
		Change ^(1,2,3)		-1.74		mV/°C	CTMUICON[9:8] = 10	
			_	-1.56		mV/°C	CTMUICON[9:8] = 11	

Note 1: Nominal value at center point of current trim range (CTMUICON[15:10] = 000000).

2: Parameters are characterized but not tested in manufacturing.

- **3:** Measurements taken with the following conditions:
  - VREF+ = AVDD = 3.3V
  - ADC configured for 10-bit mode
  - ADC module configured for conversion speed of 500 ksps
  - All PMDx bits are cleared (PMDx = 0)
  - Executing a while (1) statement
  - Device operating from the FRC with no PLL

#### TABLE 30-56: ADC MODULE SPECIFICATIONS

AC CH	ARACTEI	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
Device	Supply								
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0		Lesser of: VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V			
Refere	nce Input	s							
AD05	Vrefh	Reference Voltage High	AVss + 2.5		AVdd	V	Vrefh = Vref+, Vrefl = Vref- <b>(Note 1)</b>		
AD05a			3.0		3.6	V	Vrefh = AVdd, Vrefl = AVss = 0		
AD06	VREFL	Reference Voltage Low	AVss		AVDD – 2.5	V	Note 1		
AD06a			0	_	0	V	Vrefh = AVdd, Vrefl = AVss = 0		
AD07	Vref	Absolute Reference Voltage	2.5	_	3.6	V	Vref = Vrefh – Vrefl		
AD08	IREF	Current Drain	_		10 600	μΑ μΑ	ADC off ADC on		
AD09	Iad	Operating Current ⁽²⁾	—	5	—	mA	ADC operating in 10-bit mode (Note 1)		
			—	2	—	mA	ADC operating in 12-bit mode (Note 1)		
Analog	Input					•			
AD12	Vinh	Input Voltage Range (VINH)	Vinl		VREFH	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range (VINL)	Vrefl		AVss + 1V	V	This voltage reflects Sample-and-Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input		
AD17	RIN	Recommended Impedance of Analog Voltage Source	_		200	Ω	Impedance to achieve maximum performance of ADC		

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

#### TABLE 30-57: ADC MODULE SPECIFICATIONS (12-BIT MODE)

АС СНА	RACTERIS	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ. Max.		Units	Conditions	
ADC Ac	curacy (12	-Bit Mode)					
AD20a	Nr	Resolution	12	2 Data Bi	its	bits	
AD21a	INL	Integral Nonlinearity	-2.5 — 2.5		LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)	
			-5.5		5.5	LSb	+85°C $<$ TA $\leq$ +125°C (Note 2)
AD22a	DNL	Differential Nonlinearity	-1	_	1	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)
			-1		1	LSb	+85°C $<$ TA $\leq$ +125°C (Note 2)
AD23a	Gerr	Gain Error ⁽³⁾	-10		10	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)
			-10		10	LSb	+85°C $<$ TA $\leq$ +125°C (Note 2)
AD24a	EOFF	Offset Error	-5	—	5	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)
			-5		5	LSb	+85°C $<$ TA $\leq$ +125°C (Note 2)
AD25a	—	Monotonicity ⁽⁴⁾				—	Guaranteed
Dynamic	c Performa	nce (12-Bit Mode)	-		-		
AD30a	THD	Total Harmonic Distortion ⁽³⁾	—	75	—	dB	
AD31a	SINAD	Signal to Noise and Distortion ⁽³⁾	_	68	_	dB	
AD32a	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	80	—	dB	
AD33a	Fnyq	Input Signal Bandwidth ⁽³⁾		250		kHz	
AD34a	ENOB	Effective Number of Bits ⁽³⁾	11.09	11.3		bits	

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

4: The conversion result never decreases with an increase in the input voltage.

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
ADC Ac	curacy (10-	Bit Mode)						
AD20b	Nr	Resolution	10	) Data B	its	bits		
AD21b	INL	Integral Nonlinearity	-0.625	_	0.625	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)	
			-1.5	—	1.5	LSb	+85°C < TA $\leq$ +125°C (Note 2)	
AD22b	DNL	Differential Nonlinearity	-0.25		0.25	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)	
			-0.25		0.25	LSb	+85°C < TA $\leq$ +125°C (Note 2)	
AD23b	Gerr	Gain Error	-2.5		2.5	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)	
			-2.5		2.5	LSb	+85°C < TA ≤ +125°C (Note 2)	
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	-40°C $\leq$ TA $\leq$ +85°C (Note 2)	
			-1.25	—	1.25	LSb	+85°C < TA $\leq$ +125°C (Note 2)	
AD25b	—	Monotonicity ⁽⁴⁾	_			_	Guaranteed	
Dynamic	c Performa	nce (10-Bit Mode)						
AD30b	THD	Total Harmonic Distortion ⁽³⁾	_	64		dB		
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾	_	57		dB		
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	72		dB		
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	—	550		kHz		
AD34b	ENOB	Effective Number of Bits ⁽³⁾	_	9.4		bits		


#### TABLE 30-58: ADC MODULE SPECIFICATIONS (10-BIT MODE)

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

4: The conversion result never decreases with an increase in the input voltage.




#### FIGURE 30-35: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC[2:0] = 000, SSRCG = 0)

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Clock P	arameter	'S						
AD50	TAD	ADC Clock Period	117.6			ns		
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾	_	250		ns		
Conver	sion Rate	•						
AD55	tCONV	Conversion Time		14 Tad		ns		
AD56	FCNV	Throughput Rate	_	—	500	ksps		
AD57a	TSAMP	Sample Time when Sampling any ANx Input	3		_	TAD		
AD57b	TSAMP	Sample Time when Sampling the Op Amp Outputs (Configuration A and Configuration B) ^(4,5)	3	—	—	Tad		
Timing	Paramete	ers						
AD60	tPCS	Conversion Start from Sample Trigger ^(2,3)	2	—	3	TAD	Auto-convert trigger is not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ^(2,3)	2	—	3	TAD		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ^(2,3)		0.5	_	TAD		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)		—	20	μs	Note 6	


#### TABLE 30-59: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Parameters are characterized but not tested in manufacturing.
- **3:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: The parameter, tDPU, is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1[15]) = 1). During this time, the ADC result is indeterminate.



#### FIGURE 30-37: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS[1:0] = 01, SIMSAM = 0, ASAM = 1, SSRC[2:0] = 111, SSRCG = 0, SAMC[4:0] = 00010)



AC CH/	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
Clock F	Parameter	ſS	•			-		
AD50	TAD	ADC Clock Period	76	—	—	ns		
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾		250		ns		
Conver	sion Rate	)		•				
AD55	tCONV	Conversion Time		12	_	TAD		
AD56	FCNV	Throughput Rate	—	—	1.1	Msps	Using simultaneous sampling	
AD57a	TSAMP	Sample Time when Sampling any ANx Input	2	—	—	TAD		
AD57b	TSAMP	Sample Time when Sampling the Op Amp Outputs (Configuration A and Configuration B) ^(4,5)	4	_	—	TAD		
Timing	Paramete	ers		•	•			
AD60	tPCS	Conversion Start from Sample Trigger ^(2,3)	2	—	3	TAD	Auto-convert trigger is not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ^(2,3)	2	—	3	TAD		
AD62	tcss	Conversion Completion to Sample Start (ASAM = $1$ ) ^(2,3)	—	0.5	—	TAD		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μs	Note 6	

#### TABLE 30-60: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Parameters are characterized but not tested in manufacturing.
- **3:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- **6:** The parameter, tDPU, is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1[15]) = 1). During this time, the ADC result is indeterminate.

#### TABLE 30-61: DMA MODULE TIMING REQUIREMENTS

AC CH/	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indus $-40^{\circ}C \le TA \le +125^{\circ}C$ for External			°C for Industrial	
Param No.	Characteristic	Min.	Max.	Units	Conditions	
DM1	DMA Byte/Word Transfer Latency	1 TcY ⁽²⁾ — — ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because DMA transfers use the CPU data bus, this time is dependent on other functions on the bus.

### 31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of the dsPIC33EDV64MC205 device operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40°C to +150°C are identical to those shown in Section 30.0 "Electrical Characteristics" for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EDV64MC205 high-temperature device are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device, at these or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

### Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	-0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	-0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽⁴⁾	60 mA
Maximum junction temperature	+165°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - **3:** See the **"Pin Diagram"** section for the 5V tolerant pins.
  - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

### 31.1 High-Temperature DC Characteristics

#### TABLE 31-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	Max MIPS
HDC5	3.0V to 3.6V ⁽¹⁾	-40°C to +150°C	40

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

#### TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High-Temperature Devices:					
Operating Junction Temperature Range	TJ	-40	_	+165	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	PINT + PI/c	)	W
Maximum Allowed Power Dissipation					W

#### TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Parameter No.	Min	Тур	Max	Units	Conditions			
Operating V	Voltage							
HDC10	Supply Voltage							
	Vdd		3.0 3.3 3.6 V -40°C to +150°C					

#### TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down	Current (IPD)							
HDC60e	1400	2500	μΑ	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)		
HDC61c	15	—	μΑ	+150°C	3.3V	Watchdog Timer Current: ∆IWDT (Notes 2, 4)		

**Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON[8]) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- **3:** These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized but not tested in manufacturing.

#### TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAC	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC44e	12	30	mA	+150°C 3.3V 40 MIPS			

#### TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS		erating Condi rwise stated) nperature -40				
Parameter Typical Max			Units	Conditions			
HDC20	9	15	mA	+150°C	3.3V	10 MIPS	
HDC22	16	25	mA	+150°C 3.3V 20 MIPS			
HDC23	30	50	mA	+150°C	3.3V	40 MIPS	

#### TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Max	Doze Ratio	Units	Conditions			
HDC72a	24	35	1:2	mA				
HDC72f ⁽¹⁾	14	—	1:64	mA	+150°C	3.3V	40 MIPS	
HDC72g ⁽¹⁾	12	—	1:128	mA				

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param.	Symbol	Characteristic	Min.	Min. Typ. Max. Units Conditions						
HDO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾			0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)			
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—		0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)			
HDO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	_	—	V	ІОн ≥ -10 mA, VDD = 3.3V (Note 1)			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4		-	V	ІОн ≥ 15 mA, VDD = 3.3V (Note 1)			
HDO20A	Vон1	Output High Voltage 4x Source Driver Pins ⁽²⁾	1.5	_	—	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)			
			2.0	_	—		IOH ≥ -3.7 mA, VDD = 3.3V (Note 1)			
			3.0	_	—		IOH ≥ -2 mA, VDD = 3.3V (Note 1)			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5	_	—	V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)			
			2.0				IOH ≥ -6.8 mA, VDD = 3.3V (Note 1)			
			3.0				IOH ≥ -3 mA, VDD = 3.3V (Note 1)			

#### TABLE 31-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Parameters are characterized but not tested.

2: Includes all I/O pins that are not 8x sink driver pins (see below).

3: Includes the following pins: RA4, RA9, RB7-RB15, RC3 and RC15.

#### TABLE 31-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max.			Units	Conditions		
HD130 HD134	Ep Tretd	Program Flash Memory Cell Endurance Characteristic Retention	10,000 20			E/W Year	-40°C to +150°C ⁽²⁾ 1000 E/W cycles or less and no other specifications are violated		

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

**2:** Programming of the Flash memory is allowed up to +150°C.

#### 31.2 **AC Characteristics and Timing Parameters**


The information contained in this section defines the dsPIC33EDV64MC205 device AC characteristics and timing parameters for high-temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter OS53 in Section 30.2 "AC Characteristics and Timing **Parameters**" is the Industrial and Extended temperature equivalent of HOS53.

#### TABLE 31-10: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$
	Operating voltage VDD range as described in Table 31-1.

#### FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 31-11: PLL CLOCK TIMING SPECIFICATIONS

		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 5%, SPIx bit rate clock (i.e., SCKx) is 2 MHz. Г

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32}{2} \frac{MHz}{MHz}\right)}} \right\rfloor = \left\lfloor \frac{5\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{5\%}{4} \right\rfloor = 1.25\%$$

٦

#### TABLE 31-12: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
LPRC @	PRC @ 32.768 kHz ^(1,2)								
HF21	LPRC	-30		+30	%	$-40^{\circ}C \leq TA \leq +150^{\circ}C  \text{Vdd} = 3.0V - 3.6V$			

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out (TwDT) period. See Section 27.7 "Watchdog Timer (WDT)" for more information.

#### TABLE 31-13: INTERNAL FRC ACCURACY

АС СН	ARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise statedOperating temperature $+125^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
Interna	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾									
HF20	FRC	$\begin{array}{ c c c c c } -3 & -2 & +3 & \% & +125^{\circ}C \leq TA \leq +150^{\circ}C & VDD = 3.0V - 3.6V \\ \end{array}$								

**Note 1:** Frequency is calibrated at +25°C and 3.3V.

TABLE 31-14:	ADC MODULE SPECIFICATIONS (12-BIT MODE)	
--------------	-----------------------------------------	--

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
ADC Acc	uracy (12-Bi	it Mode) ⁽¹⁾						
HAD20a	Nr	Resolution ⁽³⁾	12	2 Data B	its	bits		
HAD21a	INL	Integral Nonlinearity	-5.5 — 5.5		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD22a	DNL	Differential Nonlinearity	-1	—	1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD23a	Gerr	Gain Error	-10	—	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
Dynamic	Performanc	e (12-Bit Mode) ⁽²⁾	•	•	•			
HAD33a	Fnyq	Input Signal Bandwidth		—	200	kHz		
Note 1	These para	motoro oro oboroctorizod	but are to		00 kana a	und to a		

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

#### TABLE 31-15: ADC MODULE SPECIFICATIONS (10-BIT MODE)

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
ADC Acc	uracy (10-B	it Mode) ⁽¹⁾							
HAD20b	Nr	Resolution ⁽³⁾	10 Data Bits			bits			
HAD21b	INL	Integral Nonlinearity	-1.5 — 1.5		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD22b	DNL	Differential Nonlinearity	-0.25		0.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD23b	Gerr	Gain Error	-2.5		2.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD24b	EOFF	Offset Error	-1.25	_	1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
Dynamic	Performance	ce (10-Bit Mode) ⁽²⁾	•		•	•	•		
HAD33b	Fnyq	Input Signal Bandwidth	— — 400 kHz						

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

#### TABLE 31-16: OP AMP/COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Param No.	Symbol	Characteristic	Min Typ Max Units			Conditions	
Op Amp	Op Amp DC Characteristics						
HCM42	VOFFSET	Op Amp Offset Voltage	-40	±5	+40	mV	

### 32.0 MOSFET GATE DRIVER ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings⁽¹⁾

Input Voltage, HVDD	(GND – 0.3V) to +40.0V
Internal Power Dissipation	Internally Limited
Operating Ambient Temperature Range	-40°C to +150°C
Operating Junction Temperature (Note 3)	40°C to +165°C
Transient Junction Temperature (Note 2)	+170°C
Digital I/O	-0.3V to 5.5V
Low-Voltage Analog I/O	-0.3V to 5.5V
VBx, WAKE	(GND – 0.3V) +40.0V
CAP1, CAP2	
PHx, HSx	(GND – 5.5V) to +40.0V
VBOOT, LSx	(GND – 0.3V) to +13.2V

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - **2:** Transient junction temperatures should not exceed one second in duration. Sustained junction temperatures above +170°C may impact the device reliability.
  - 3: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., TA, TJ, θJA). Exceeding the maximum allowable power dissipation may cause the device operating junction temperature to exceed the maximum +165°C rating. Sustained junction temperatures above +165°C can impact the device reliability and ROM data retention.

### 32.1 AC/DC Characteristics

#### TABLE 32-1: POWER SUPPLY INPUT

**Electrical Specifications:** Unless otherwise noted:  $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ; typical values are for  $+25^{\circ}C$ ; HVDD = 13.5V; CVBOOT = 4.7  $\mu$ F; CVREG = 4.7  $\mu$ F; CCP = 220 nF.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions		
Input Operating Voltage	HVdd	4.5	—	40.0	V	VREG active		
		6.0	—	29.0		Driver output active		
		—	—	40.0		Sleep mode, VREG inactive		
Input Supply Current	ISUP	—	5	15.0	μA	Sleep mode, T _J = +25°C		
		—	180	330		Standby, OE = 0V		
		—	500	_		Active, HVDD > 13,5V, OE > VDIG_HI_TH		
			1900	_		Active, HVDD = 6V, $T_J$ = +25°C		

CVBOOT = 4.7 µF; CVREG = 4.7 µ		l: T _J = -40	0°C to +1	I50°C; typ	ical values	are for +25°C; HVDD = 13.5V;
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
+12V Regulated Charge Pump	(Vвоот)					
Charge Pump Current	ICP	20			mA	HVDD = 9.0V (Note 1)
Charge Pump Start	CPSTART	12.50	12.75	_	V	Falling
Charge Pump Stop	CPSTOPT		13.25	14	V	Rising
Charge Pump Frequency	CPFSW		76.80		kHz	HVDD = 9.0V
			0	_		HVDD = 14V
Charge Pump Switch Resistance	CPRDSON	_	14	_	Ω	RDSON sum of high side and low side (Note 1)
Output Voltage	VBOOT		12		V	$HVDD \ge 14V$ , IOUT = 30 mA
		9	12	_		7V ≤ HVDD < 14V, CPUMP = 150 nF, IOUT = 20 mA
		9	—	_		6.25V ≤ HVDD < 7V, CPUMP = 270 nF, IOUT = 15 mA
Output Voltage Tolerance	TOLVout12			4.0	%	Ιουτ = 30 mA
Output Current	Івоот	30		_	mA	Average current
Output Current Limit	IBOOTLIMIT	50	60	75	mA	Average current
Output Voltage Temperature Coefficient	TCVout12	_	50	_	ppm/°C	Note 1
Line Regulation	ΔVουτ/ (Vout x Δ)	_	0.1	0.5	%/V	13.5V < HVdd < 19V, Iout = 30 mA
Load Regulation	ΔVουτ/Vουτ		0.2	1.0	%	IOUT = 0.1 mA to 30 mA
Power Supply Rejection Ratio	PSRR		60		dB	f = 1 kHz, IOUT = 10 mA (Note 1)
Output Capacitor Capacitance Range	СУвоот	4.7	—	10	μF	Ceramic, Tantalum, Electrolytic (Note 1)
Flying Capacitor Capacitance Range	Сср	100	220	1000	nF	Note 1
Output Capacitor ESR Range	CESRVBOOT	0.010	—	1.0	Ω	Note 1
VBOOT Ready Threshold	V12sm_pg	_	50	_	%VBOOT	State machine VBOOT Power Good threshold to move to next state (Note 1)
+3.3V Linear Regulator (VREG)						
Output Voltage	VREG				V	HVDD = 6V, IOUT = 70 mA
		3.168	3.3	3.432		Vreg = 3.3V
Output Voltage Tolerance	TOLVREG			4.0	%	
Output Current	Ιουτ	70	—		mA	Average current
Output Foldback Current Corner	IFOLD	80	95	120	mA	Average current
Output Foldback Current Limit	IFOLD_LIM	_	10	_	mA	$RLOAD = 10 m\Omega$
Line Regulation	ΔVout/ (Vout x ΔHVdd)	_	0.1	0.5	%/V	7.5V < HVDD < 19V, IOUT = 70 mA
Load Regulation	Δνουτ/νουτ	—	0.2	1.0	%	IOUT = 0.1 mA to 70 mA
Power Supply Rejection Ratio	PSRR		60		dB	f = 1 kHz, IOUT = 10 mA (Note 1)
Output Capacitor Capacitance Range	CVREG	4.7	_	30	μF	Ceramic, Tantalum, Electrolytic (Note 1)
Output Capacitor ESR Range	CESRVREG	0.010		1.0	Ω	Note 1

#### TABLE 32-2: BIAS GENERATOR

**Note 1:** Limits by design, not production tested.

### TABLE 32-2: BIAS GENERATOR (CONTINUED)

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Voltage Supervisor						
VREG Undervoltage Fault Inactive	VREGUVFINACT	—	92		%VREG	VREG rising
VREG Undervoltage Fault Active	VREGUVFACT		88		%VREG	VREG falling
VREG Undervoltage Fault Hysteresis	VREGUVFHYS	_	4	_	%VREG	
HVDD Undervoltage Lockout Inactive	UVLOINACT	—	6.0	6.25	V	Rising
HVDD Undervoltage Lockout Active	UVLOACT	5.1	5.5	_	V	Falling
HVDD Undervoltage Lockout Hysteresis	UVLOHYS	_	0.5	—	V	
HVDD Undervoltage Shutdown Active	UVSHDNACT	4.0	4.25	_	V	HVDD < UVSHDNACT
HVDD Undervoltage Shutdown Inactive	UVSHDNINACT	UVLOINACT		V	HVDD > UVLOINACT	
HVDD Overvoltage Lockout Active	OVLOACT	_	32.0	33.0	V	HVDD rising
HVDD Overvoltage Lockout Inactive	OVLOINACT	29.0	30.0	—	V	HVDD falling
HVDD Overvoltage Lockout Hysteresis	OVLOHYS	_	2.0	—	V	
Temperature Supervisor						
Thermal Warning Temperature	Twarn		72		%Tsd	Rising temperature (+115°C
Thermal Warning Hysteresis	$\Delta TWARN$	_	15		°C	Falling temperature
Thermal Shutdown Temperature	TSD	170	190		°C	Rising temperature (Note 1)
Thermal Shutdown Hysteresis	∆Tsd	_	25	_	°C	Falling temperature

Note 1: Limits by design, not production tested.

#### TABLE 32-3: MOTOR CONTROL UNIT

<b>Electrical Specifications:</b> Unless otherwise noted: $T_J = -40^{\circ}$ C to +150°C; typical values are for +25°C; HVDD = 13.5V; CVBOOT = 4.7 µF; CVREG = 4.7 µF; CCP = 220 nF.							
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions	
Gate Output Drivers							
Output Driver Source Current	ISOURCE	0.3	0.5		A	HVDD = 12V, HS[A:C], LS[A:C] (Note 1)	
Output Driver Sink Current	Isink	0.5	0.5	—	A	HVDD = 12V, HS[A:C], LS[A:C] <b>(Note 1)</b>	
Output Driver Source Resistance	RDSONSOURCE	—	14	26	Ω	IOUT = 10 mA, HS[A:C], LS[A:C]	
Output Driver Sink Resistance LS	RDSONSINKLS	—	14	26	Ω	IOUT = 10 mA, LS[A:C]	
Output Driver Sink Resistance HS Dynamic	RDSONSINKHSDYN	—	14	26	Ω	IOUT = 10 mA, HS[A:C], t < 1 ms	
Output Driver Sink Resistance HS	RDSONSINKHS	—	19	31	Ω	IOUT = 10 mA, HS[A:C]	
Output Driver Fault Blanking	<b>t</b> BLANK	500	—	4000	ns	Set in CFG2[1:0] bits	
Time (UVLO and OCP)		3900	4400	4900		00 – Default (Note 1)	
		2000	2200	2400		01 (Note 1)	
		900	1100	1300		10 (Note 1)	
		400	550	700		11 (Note 1)	
Output Driver UVLO Threshold	Vduvlo	4	—	4.5	V	Configuration Register 0 (bit 3 = 0)	
Output Driver PWM Dead Time	tpwm_dead	250	—	2000	ns	Set in CFG2[4:2] bits	
		1800	2000	2200		001 Default (Note 1)	
		1550	1750	1950		001 (Note 1)	
		1350	1500	1650		010 (Note 1)	
		1100	1250	1400		011 (Note 1)	
		900	1000	1150		100 (Note 1)	
		650	750	900		101 (Note 1)	
		450	500	650		110 (Note 1)	
		200	250	350		111 (Note 1)	
Output Driver Propagation Delay Time On	tgate_prop_on	_	40	80	ns	From PWMxy active, HSx/LSx > 10% <b>(Note 1)</b>	
Output Driver Propagation Delay Time Off	tgate_prop_off	_	40	80	ns	From PWMxy inactive, HSx/LSx < 90% <b>(Note 1)</b>	
Output Driver HS Drive Voltage	VHS	4.5	12	12.5	V	With respect to Phase pin (Notes 1,2)	
		-5.5	—			With respect to ground (Note 1)	
Output Driver LS Drive Voltage	VLS	4.5	12	12.5	V	With respect to ground (Note 1)	

**Note 1:** Limits by design, not production tested.

**2:** Bias input voltage (VBx pin) should not exceed VPHASE voltage (PHx) by more than 12V. Biasing VBx pins using VBOOT, as shown in Figure 17-2, meets this requirement.

#### TABLE 32-3: MOTOR CONTROL UNIT (CONTINUED)

**Electrical Specifications:** Unless otherwise noted:  $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ; typical values are for  $+25^{\circ}C$ ; HVDD = 13.5V; CVBOOT = 4.7 µF; CVREG = 4.7 µF; CCP = 220 nF.

HVDD = 13.5V; CVBOOT = 4.7 μF; CVREG = 4.7 μF; CCP = 220 nF.								
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions		
Output Driver Short-Circuit	Dsc_thr	0.25	—	1.00	V	Set in CFG0 register		
Protection Threshold		0.230	0.250	0.270		00 – Default (Note 1)		
(High Side: HVDD – VPHX) (Low Side: VPHX – PGND)		0.470	0.500	0.530		01 (Note 1)		
		0.720	0.750	0.780		10 (Note 1)		
		0.960	1.000	1.040		11 (Note 1)		
Output Driver Short-Circuit Filter Time	TSC_DLY	_	—		ns	Cload = 1000 pF, HVDD = 12V		
		230	—	600		Detection after filtering (Note 1)		
Power-up or Sleep to Standby	<b>t</b> POWER	—	5	—	ms	IVREG = 70 mA		
Standby to Motor Operational	<b>t</b> MOTOR	_	35	_	μs	OE high-low-high transition < 1 ms Fault clearing pulse		
		_	5	10	ms	OE low-high transition, Standby state to operational (Note 1)		
		_	—	16	ms	OE low-high transition, Standby state to operational if VBOOT fails to reach V12SM_PG		
Fault to Driver Output Turn-Off	TFAULT_OFF	—	—	—	μs	CLOAD = 1000 pF, HVDD = 12V, time after Fault occurs (Note 1)		
		—	0.420	1.0		XOCP		
		—	2.4	4.0		OVLO		
		—	4.2	6.0		All other Faults		
OE Low to Driver Output Turn-Off	TDEL_OFF	_	3.2	4.0	μs	CLOAD = 1000 pF, HVDD = 12V, time after OE = Low ( <b>Note 1</b> )		
OE Low to Standby State	<b>t</b> STANDBY	0.9	—	1.35	ms	Time after OE = Low, SLEEP bit = 0		
OE Low to Sleep State	<b>t</b> SLEEP	0.9	—	1.35	ms	Time after OE = Low, SLEEP bit = 1		
OE Fault Clearing Pulse	tfault_clr	1		900	μs	OE high-low-high transition time		

**Note 1:** Limits by design, not production tested.

2: Bias input voltage (VBx pin) should not exceed VPHASE voltage (PHx) by more than 12V. Biasing VBx pins using VBOOT, as shown in Figure 17-2, meets this requirement.

<b>Electrical Specifications:</b> Unle CVBOOT = 4.7 µF, CVREG = 4.7			-40°C to	+150°C; typic	al values	are for +25°C, HVDD = 13.5V,
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Digital Interface			-	·	-	
Digital Input/Output	DIGITALI/O	0	_	3.3	V	Note 1
Digital Open-Drain Low Voltage	DIGITALVI/O		_	50	mV	ILOAD = 1 mA
Digital Input Rising Threshold	VDIG_HI_TH		_	1.26	V	
Digital Input Falling Threshold	VDIG_LO_TH	0.54	_	_	V	
Digital Input Current	Idig		30	100	μA	VDIG = 3.0V
			0.2	_		VDIG = 0V
Input Pull-Down Resistance	RPULLDN		51	_	kΩ	PWM[A:C]H/L, OE pins
Analog Interface						
Analog Low-Voltage Input	ANALOGVIN	0	_	5.5	V	Excludes high-voltage pins (Note 1)
Analog Low-Voltage Output	ANALOGVOUT	0	—	VREG	V	Excludes high-voltage pins (Note 1)
WAKE Input						
Input Voltage	WAKE _{I/O}	0	—	HVdd	V	
Input Rising Threshold	VWAKE_HI_TH	_	—	1.26	V	Note 1
Input Falling Threshold	VWAKE_LO_TH	0.54	—	_	V	
Input Current	IWAKE	_	0.2	_	μA	VWAKE = 0.0V (Note 1)
		_	70	—		VWAKE = 3.3V (Note 1)
			106	—		VWAKE = 5.0V (Note 1)
			596	_		VWAKE = 28V (Note 1)
Input Pull-Down Resistance	RWAKE_PULLDN		51	—	kΩ	
Wake-up Signal Setup Time	tWAIT_SETUP	150	_	—	μs	Minimum time WAKE pin must be logic low before rising edge of wake-up pulse
DE2 Communications						
Baud Rate	BAUD	9030	9600	10170	bps	Half-duplex
Power-up Delay	PU_DELAY	_	1	—	ms	Time from rising HVDD $\ge$ 6V to DE2 active
DE2 Sink Current	IDE2_SINK	1	-	_	mA	$VDE2 \le 50 \text{ mV}$
DE2 Message Response Time	tDE2_RSP	0	_	1	ms	Time from last received Stop bit to response Start bit
DE2 Host Wait Time	tde2_wait	2.8	—	—	ms	Minimum time for host to wait for response; three packets based on 9600 Baud
DE2 Message Receive Time-out	DE2RCVTOUT			1.45	ms	Time after Start bit received to NACK for no Stop bit

**Note 1:** Limits by design, not production tested.

### TABLE 32-4: I/O PORTS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted:  $T_J = -40^{\circ}$ C to  $+150^{\circ}$ C; typical values are for  $+25^{\circ}$ C, HVDD = 13.5V, CVBOOT = 4.7  $\mu$ F, CVREG = 4.7  $\mu$ F; CCP = 220 nF.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Auto-Baud Detection Window (Break)	ABUADDET	1.29	_	2.00	ms	Window for valid detection of continuous logic low on DE2 link
Auto-Baud Response Delay	ABAUDDLY	_	1.00	—	ms	Delay from ABUAD _{DET} to start of sending 0x55 byte
Auto-Baud Complete Delay	ABAUDCOMP	_	2.00	_	ms	Delay after sending 0x55 byte before exiting auto-baud function
Delay Between Bytes of Multibyte Message from Host	tDE2_HOST_ MULTI_DLY	_	_	1.3	ms	Delay between message bytes arriving from Host

Note 1: Limits by design, not production tested.


#### TABLE 32-5: TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges (Note 1)						
Specified Temperature Range	Τ _Α	-40		+150	°C	
Operating Temperature Range	T _A	-40		+150	°C	
	ТJ	-40		+165	°C	


**Note 1:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +165°C rating. Sustained junction temperatures above +165°C can impact the device reliability.


# 33.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.




### FIGURE 33-2: VOH – 8x DRIVER PINS







### FIGURE 33-4: Vol – 8x DRIVER PINS






















### FIGURE 33-10: TYPICAL LPRC FREQUENCY @ VDD = 3.3V






NOTES:

### 34.0 PACKAGING INFORMATION

### 34.1 Package Marking Information




Legen	d: XXX Y YY WW NNN	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

### 34.2 Package Details

The following sections give the technical details of the package.

# 52-Lead Very Thin Plastic Quad Flat, No-Lead Package (M7) - 8x8 mm Body [VQFN] With 6.6x6.6 mm Exposed Pad


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-430-M7 Rev B Sheet 1 of 2

# 52-Lead Very Thin Plastic Quad Flat, No-Lead Package (M7) - 8x8 mm Body [VQFN] With 6.6x6.6 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX	
Number of Terminals	Ν		52		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.50	6.60	6.70	
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.50	6.60	6.70	
Terminal Width	b	0.18	0.25	0.30	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	К	0.30 REF			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-430-M7 Rev B Sheet 2 of 2

### 52-Lead Very Thin Plastic Quad Flat, No-Lead Package (M7) - 8x8 mm Body [VQFN] With 6.6x6.6 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **RECOMMENDED LAND PATTERN**

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	X2			6.70
Optional Center Pad Length	Y2			6.70
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X52)	X1			0.30
Contact Pad Length (X52)	Y1			0.80
Contact Pad to Contact Pad (X48)	G1	0.30		
Contact Pad to Center Pad (X52)	G2	0.25		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2430-M7 Rev B

## APPENDIX A: REVISION HISTORY

### **Revision A (November 2016)**

This is the initial version of this document.

### **Revision B (September 2017)**

Changed device name to dsPIC33EDV64MC205.

- Sections:
  - Updated Section 17.6.1 "DE2 Communications".
  - Added Section 27.3 "Unique Device Identifier (UDID)" and Section 27.5 "On-Chip 3.3V Regulator Output".
- · Figures:
  - Updated Figure 4-1, Figure 17-2 and Figure 27-1.
- Tables:
  - Updated Table 2, Table 1-1, Table 11-2 and Table 27-1.

### Revision C (May 2018)

Added Section 31.0 "Motor Gate Driver Electrical Characteristics".

Adds website links to the "Referenced Sources" section.

Minor updates to text and formatting were incorporated throughout the document.

### **Revision D (November 2018)**

All instances of "Motor Gate Driver" and "Motor Driver" were updated to "MOSFET Gate Driver" and "MOSFET Driver", respectively.

Changed the ESD and Latch-up Protection (All Other Pins) ratings in the "Absolute Maximum Ratings⁽¹⁾" in Section 32.0 "MOSFET Gate Driver Electrical Characteristics".

Updated the 52-Pin VQFN pin diagram.

- Figures:
  - Updated Figure 1-1 and Figure 17-2.
- Tables:
  - Updated Table 1-2, Table 30-3, Table 32-1 through Table 32-6.

### **Revision E (September 2020)**

- Sections:
  - Updated "Operating Conditions", "MOSFET Gate Driver Module (based on MCP8021 device):", "Pin Diagram", Section 2.9 "Oscillator Value Conditions on Device Start-up", Section 4.6 "Modulo Addressing", Section 16.0 "High-Speed PWM Module", Section 17.17 "Bias Generator" through Section 17.24 "Register Definitions", Section 31.0 "High-Temperature Electrical Characteristics" and Section 32.0 "MOSFET Gate Driver Electrical Characteristics".
  - Added Section 17.2 "Communications Port (DE2)" through Section 17.16 "State Diagrams" and Section 17.25 "Application Information".
- Registers:

- Updated Register 5-1, Register 13-1, Register 13-2, Register 14-2, Register 16-13, Register 17-3, Register 23-5, Register 23-6, Register 23-8, Register 25-2, Register 25-3 and Register 25-7.

- Figures:
  - Updated Figure 4-1, Figure 9-1, Figure 17-2, Figure 25-1, Figure 25-2 and Figure 25-5.
- Tables:
  - Updated Table 4-20, Table 7-1, Table 9-1, Table 27-2, Table 30-4, Table 30-6, Table 30-7, Table 30-8, Table 30-10, Table 31-2, Table 32-1, Table 32-2, Table 32-3, Table 32-4 and Table 32-5. Changed the title of Table 1-1.
  - Added Table 31-9.

### **Revision F (November 2021)**

· Sections:

- Updated "Protection Features", Section 17.13 "+3.3V (VREG)", Section 17.14 "Power Supply Input (HVDD)", Section 17.15 "Charge Pump Flying Capacitor (CAP1, CAP2)", Section 17.17.1 "Charge Pump", Section 17.17.3 "VREG Low-Dropout (LDO) Linear Regulator", Section 17.18.1 "Voltage Supervisor", Section 17.20.2 "Fault Handling Sequence", Section 17.20.4 "Power Control Status (PCON)", Section 17.20.4.1 "Internal Function Block Status", Section 17.21.4.1 "Cross Conduction Protection", Section 17.25.1.3 "Charge Pump Output Capacitor", Section 17.26.2 "Bootstrap Voltage Suppression", Section 32.0 **"MOSFET Gate Driver Electrical** Characteristics" and "Product Identification System".

- Added "Terminology Cross Reference" section.
- Registers:
  - Updates Register 17-2, Register 17-3 and Register 17-5.
- Figures:
  - Updated Figure 17-2.
- · Tables:
  - Updated Table 1, Table 1-1, Table 1-2, Table 17-3, Table 17-4, Table 17-6, Table 17-7, Table 32-1, Table 32-2, Table 32-3 and Table 32-4.
- Removed Input Operating Voltage Rise Rate parameter from Table 32-1.

## INDEX

F	٩.
	-

Alexalista Mariana Dationa	050
Absolute Maximum Ratings	
AC Characteristics	
10-Bit ADC Conversion Timing Requirements	
12-Bit ADC Conversion Timing Requirements	415
ADC Module Specifications	411
ADC Module Specifications (10-Bit Mode)	413
ADC Module Specifications (12-Bit Mode)	
Capacitive Loading Requirements on Output Pins	
DMA Timing Requirements	
External Clock Timing Requirements	
High-Speed PWMx Timing Requirements	
I/O Timing Requirements	
I2Cx Bus Data Timing Requirements (Client Mode)	405
I2Cx Bus Data Timing Requirements (Host Mode)	
Input Capture x Timing Requirements	
Internal FRC Accuracy	367
Internal LPRC Accuracy	
Load Conditions	
OCx/PWMx Mode Timing Requirements	373
Op Amp/Comparator Voltage Reference	
Settling Time Specifications	409
Output Compare x Timing Requirements	
PLL Clock Timing Specifications	
QEI External Clock Timing Requirements	
QEI Index Pulse Timing Requirements	
Quadrature Decoder Timing Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer,	570
Power-up Timer Requirements	360
SPI1 Client Mode (Full-Duplex, CKE = 0,	309
	404
CKP = 0, SMP = 0) Requirements	401
SPI1 Client Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0) Requirements	399
SPI1 Client Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0) Requirements	397
SPI1 Host Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1) Requirements	393
SPI1 Host Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1) Requirements	392
SPI1 Host Mode (Half-Duplex, Transmit Only)	
Requirements	391
SPI1 Maximum Data/Clock Rate Summary	
SPI2 Client Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0) Requirements	389
SPI2 Client Mode (Full-Duplex, CKE = 0,	
CKP = 1, $SMP = 0$ ) Requirements	387
SPI2 Client Mode (Full-Duplex, CKE = 1,	001
CKP = 0, SMP = 0) Requirements	202
SPI2 Client Mode (Full-Duplex, CKE = 1,	505
CKP = 1, SMP = 0) Requirements	205
· / ·	300
SPI2 Host Mode (Full-Duplex, CKE = 0,	004
CKP = x, SMP = 1) Requirements	381
SPI2 Host Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1) Requirements	380
SPI2 Host Mode (Half-Duplex, Transmit Only)	
Requirements	
SPI2 Maximum Data/Clock Rate Summary	
Timer1 External Clock Timing Requirements	370
Timer2/Timer4 External Clock Timing	
Requirements	371
Timer3/Timer5 External Clock	
Timing Requirements	371
UARTx I/O Timing Requirements	
U 1	

ADC	
Control Registers	277
Helpful Tips	276
Key Features	273
Resources	276
Analog-to-Digital Converter. See ADC.	
Arithmetic Logic Unit (ALU)	30
В	
Bit-Reversed Addressing	69
Example	70
Implementation	69
Sequence Table (16-Entry)	70
Block Diagrams	
16-Bit Timer1 Module	
ADC Conversion Clock Period	275
ADC with Connection Options for ANx Pins and	
Op Amps	274
Arbiter Architecture	64
CALL Stack Frame	65
Charge Pump	220
Comparator (Module 4)	308
Connections for Internal 1.8V Core	
Logic Regulator	337
CPU Core	
CRC Module	325
CRC Shift Engine	
CTMU Module	
Data Access from Program Space	
Address Generation	71
Digital Filter Interconnect	
DMA Controller	
DMA Controller Module	
dsPIC33EDV64MC205 Host dsPIC DSC	
dsPIC33EDV64MC205 Interconnections	
EDS Read Address Generation	
EDS Write Address Generation	
Example of MCLR Pin Connections	
High-Speed PWMx Architectural Overview	
High-Speed PWMx Register Interconnection	
I2Cx Module	
Input Capture x	
MOSFET Driver Module	
MOSFET Driver Typical Application Circuit	
Multiplexing Remappable Output for RPn	
Op Amp Configuration A	310
Op Amp Configuration A	
Op Amp/Comparator Voltage Reference Module	
Op Amp/Comparator voltage Reference Module Op Amp/Comparator x (Modules 1, 2, 3)	
Oscillator Circuit Placement	
Oscillator System	
Output Compare x Module	
Overvoltage Protection	
PLL Module	
Programmer's Model	
PTG Module	
Quadrature Encoder Interface	
Recommended Minimum Connection	
Remappable Input for U1RX	
Reset System	
Shared Port Structure	
SPIx Module	
Transient Voltage Clamp	221

Type B Timer (Timer2 and Timer4)	
Type B/Type C Timer Pair (32-Bit Timer)	
Type C Timer (Timer3 and Timer5)	
UARTx Module	
User-Programmable Blanking Function	
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	

# С

Charge Time Measurement Unit. See CTMU. Code Examples	
dsPIC DSC Auto-Baud	224
Port Write/Read	
PWMx Write-Protected Register	129
5	174
Unlock Sequence	
PWRSAV Instruction Syntax	
Sleep Mode PWRSAV Instruction Syntax	
Code Protection	
CodeGuard Security	
Configuration Bits	
Description	
CPU	
Addressing Modes	
Clocking System Options	
Fast RC (FRC) Oscillator	
FRC Oscillator with PLL	
FRC Oscillator with Postscaler	
Low-Power RC (LPRC) Oscillator	
Primary (XT, HS, EC) Oscillator	
Primary Oscillator with PLL	
Control and Status Registers	
Data Space Addressing	
Instruction Set	
Resources	
CRC	
СТМИ	
Control Registers	269

o mo	
Control Registers	
Resources	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

Cyclic Redundancy Check. See CRC.

### D

Data Address Space	33
Memory Map for dsPIC33EDV64MC205 Device	
Near Data Space	
Organization, Alignment	
SFR Space	33
Width	33
Data Memory	
Arbitration and Bus Initiator Priority	64
Data Space	
Extended X	63
Paged Memory Scheme	59
DC and AC Characteristics	
Graphs	435
DC Characteristics	
BOR	363
CTMU Current Source Specifications	410
Doze Current (IDOZE)	359
I/O Pin Input Specifications	360
I/O Pin Output Specifications	363
Idle Current (IIDLE)	357
Op Amp/Comparator Specifications	407

Op Amp/Comparator Voltage Reference	
Specifications	409
Operating Current (IDD)	356
Operating MIPS vs. Voltage	354
Power-Down Current (IPD)	358
Program Memory	
Temperature and Voltage Specifications	355
Watchdog Timer Delta Current (∆IwDT)	358
Development Support	
Direct Memory Access. See DMA.	
DMA Controller	
Channel to Peripheral Associations	
Control Registers	
DMAxCNT	
DMAxCON	
DMAxPAD	
DMAxREQ	
DMAXTEQ	
DMAXSTA	
Resources	
Supported Peripherals	
Doze Mode	
DSP Engine	
E	
Electrical Characteristics	353
AC	365
AC Filter Capacitor (CEFc) Specifications	365
AC Filter Capacitor (CEFC) Specifications Equations	365 355
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage	365 355 201
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency	365 355 201 108
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation	365 355 201 108 108
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation Fvco Calculation	365 355 201 108 108 108
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation	365 355 201 108 108 108 198
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready	365 355 201 108 108 108 198 201
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation	365 355 201 108 108 108 198 201 223
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor	365 201 108 108 108 198 201 223 201
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor	365 201 108 108 108 198 201 223 201
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor	365 201 108 108 108 198 201 223 201
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Errata	365 355 201 108 108 108 108 198 201 223 201 7
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Errata F Flash Program Memory	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Errata F Flash Program Memory Control Registers	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Errata F Flash Program Memory Control Registers Programming Operations	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Errata F Flash Program Memory Control Registers	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Power Dissipation VBOOT Capacitor Errata F Flash Program Memory Control Registers Programming Operations Resources RTSP Operation	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Power Dissipation Program Memory Control Registers Programming Operations Resources RTSP Operation Table Instructions	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Power Dissipation Program Memory Control Registers Programming Operations Resources RTSP Operation Table Instructions Flexible Configuration	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Power Dissipation Program Memory Control Registers Programming Operations Resources RTSP Operation Table Instructions Flexible Configuration Flowcharts	
AC Filter Capacitor (CEFC) Specifications Equations Bootstrap Voltage Device Operating Frequency FPLLO Calculation FVCO Calculation HVDD Bulk Capacitor Calculation OE Pin High to VBOOT Ready Snubber Capacitor Power Dissipation VBOOT Capacitor Power Dissipation Program Memory Control Registers Programming Operations Resources RTSP Operation Table Instructions Flexible Configuration	

### G

Getting Started Guidelines	
External Oscillator Layout Guidance	19
External Oscillator Pins	19
Guidelines for Getting Started	17
Basic Connection Requirements	17
CPU Logic Filter Capacitor Connection (VCAP)	18
Decoupling Capacitors	17
ICSP Pins	19
Master Clear (MCLR) Pin	18
Oscillator Value Conditions on Start-up	20
Power Requirements	17
Unused I/Os	20

Sequence (Part 2) ..... 200

### Н

	470
High-Speed PWM	
Control Registers	
Faults	
Resources	
High-Temperature AC Characteristics	
ADC Module (10-Bit Mode)	425
ADC Module (12-Bit Mode)	
Internal FRC Accuracy	
Internal RC Accuracy	
Load Conditions	
Op Amp/Comparator	
PLL Clock Timing	
High-Temperature and Voltage Specifications	400
AC	
High-Temperature DC Characteristics	
Doze Current (IDOZE)	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
High-Temperature Electrical Characteristics	
Absolute Maximum Ratings	
1	
•	
I/O Ports	
Configuring Analog and Digital Port Pins	128
Helpful Tips	135
Open-Drain Configuration	128
Parallel I/O (PIO)	127
Resources	
Resources Write/Read Timing	
Write/Read Timing	128
Write/Read Timing In-Circuit Debugger	128 339
Write/Read Timing In-Circuit Debugger In-Circuit Emulation	128 339 331
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP)	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN)	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions Instruction Set	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions Instruction Set Overview	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions Instruction Set Overview Summary	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions MOVe and Accumulator Instructions Other Instructions Instruction Set Overview Summary	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions Instruction Set Overview Summary Symbols Used in Opcode Descriptions Inter-Integrated Circuit (I ² C)	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes File Register Instructions Fundamental Modes Supported MAC Instructions MCU Instructions Move and Accumulator Instructions Other Instructions Instruction Set Overview Summary Symbols Used in Opcode Descriptions Inter-Integrated Circuit (I ² C) Control/Status Registers	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources Input Change Notification (ICN) Instruction Addressing Modes	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers Resources	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation	
Write/Read Timing In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Control Registers	
Write/Read Timing	
Write/Read Timing	
Write/Read Timing	

Interrupt Vector Details	83
Interrupt Vector Table (IVT)	81
Reset Sequence	81
Resources	85

#### Μ

Memory Maps	
Extended Data Space	63
Memory Organization	31
Resources	35
Microchip Internet Website	
Modulo Addressing	68
Applicability	69
Operation Example	68
Start and End Address	68
W Address Register Selection	68
MOSFET Gate Driver	
+3.3V (VREG)	
Absolute Maximum Ratings	427
AC/DC Characteristics	428
Bias Generator	429
I/O Ports	433
Motor Control Unit	431
Power Supply Input	428
Temperature Specifications	434
Application Information	220
Bias Generator	
Bootstrap Inputs (VBA, VBB, VBC)	197
Bootstrap Supply (VBOOT)	
Charge Pump Flying Capacitor (CAP1, CAP2)	
Communications Port (DE2)	
DE2 Communication Port	
Device Protection	221
Electrical Characteristics	427
Fault Output (FAULT)	
Faults	203
Functional Overview	195
High-Side N-MOSFET Gate Driver Outputs	
(HSA, HSB, HSC)	197
High-Side PWM Inputs	
(PWMAH, PWMBH, PWMCH)	197
Low-Side N-MOSFET Gate Driver Outputs	
(LSA, LSB, LSC)	198
Low-Side PWM Inputs	
(PWMAL, PWMBL, PWMCL)	197
Motor Control Unit	
Motor Phase Inputs (PHA, PHB, PHC)	
Output Enable (OE)	
Output Enable (OE) Input	
Power Supply Input (HVDD)	198
Register Definitions	
State Diagrams	
Supervisor	
Wake Input (WAKE)	
	101

# **O**

Op Amp	
Application Considerations	310
Configuration A	310
Configuration B	311
Op Amp/Comparator	307
Control/Status Registers	312
Resources	
Oscillator	
Control Registers	110
Resources	109

Oscillator Configuration	107
Output Compare	167
Control Registers	169
Resources	168

#### Ρ

Packaging	
Details	
Marking	
Peripheral Module Disable (PMD)	
Peripheral Pin Select (PPS)	129
Available Peripherals	129
Available Pins	
Control	
Control Registers	
Input Mapping	
Output Selection for Remappable Pins	
Pin Selection for Selectable Input Sources	
Selectable Input Sources	
Peripheral Trigger Generator (PTG) Module	
Peripheral Trigger Generator. See PTG.	200
Pin Diagram	1
Pinout I/O Descriptions (table)	
Power-Saving Features	
Clock Frequency	
Clock Switching	
Instruction-Based Modes	
Idle	
Interrupts Coincident with Power Save	
Instructions	
Sleep	
Resources	
Program Address Space	
Construction	71
Data Access from Program Memory Using	
Table Instructions	
Interfacing with Data Memory Spaces	
Memory Map	31
Table Read High Instructions (TBLRDH)	72
Table Read Low Instructions (TBLRDL)	72
Program Memory	
Organization	
Reset Vector	
Programmable CRC Generator	
Control Registers	
Overview	
Resources	
Setup Examples for 16/32-Bit Polynomial	
Programmer's Model	
Register Descriptions	
PTG	
Control/Status Registers	202
Introduction	
Output Descriptions	
Resources	
Step Commands and Format	
Step Commanus and Format	
Q	
QEL	

Control/Status Registers	230
Resources	229
Quadrature Encoder Interface (QEI)	227
Quadrature Encoder Interface. See QEI.	

### R

Referenced Sources Register Maps	8
ADC1	49
Configuration Byte	332
CPU Core	
CRC	
CTMU	
DMAC	
I2C1 and I2C2	
Input Capture 1 through Input Capture 4	
Interrupt Controller	
NVM	
Op Amp/Comparator	
Output Compare 1 through Output Compare 4	
Peripheral Pin Select Input	
Peripheral Pin Select Output	
PMD	
PORTA	
PORTB	
PORTE	
PORTD	
PORTE	
PORTF	
PORTG	
PTG	
PWM	
PWM Generator 1	
PWM Generator 2	
PWM Generator 3	
QEI1	
Reference Clock	
SPI1 and SPI2	
System Control	
Timer1 through Timer5	
UART1 and UART2	
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select)	
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Sele	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	279
AD1CON3 (ADC1 Control 3)	
AD1CON4 (ADC1 Control 4)	
AD1CSSH (ADC1 Input Scan Select High)	287
AD1CSSL (ADC1 Input Scan Select Low)	288
ALTDTRx (PWMx Alternate Dead-Time)	186
AUXCONx (PWMx Auxiliary Control)	194
CFG0 (Configuration 0)	
CFG2 (Configuration 2)	
CHOP (PWMx Chop Clock Generator)	182
CLKDIV (Clock Divisor)	
CM4CON (Comparator 4 Control)	
CMSTAT (Op Amp/Comparator Status)	
CMxCON (Comparator x Control, $x = 1,2,3$ )	
CMxFLTR (Comparator x Filter Control)	
CMxMSKCON (Comparator x	
Mask Gating Control)	320
CMxMSKSRC (Comparator x Mask Source	
Select Control)	318
CORCON (Core Control)	
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	

CRCXORH (CRC XOR Polynomial High)
CRCXORL (CRC XOR Polynomial Low)
CTMUCON1 (CTMU Control 1)
CTMUCON2 (CTMU Control 2)
CTMUICON (CTMU Current Control)
CVRCON (Comparator Voltage
Reference Control)
DEVID (Device ID)
DEVREV (Device Revision)
DMALCA (DMA Last Channel Active Status) 104
DMAPPS (DMA Ping-Pong Status) 105
DMAPWC (DMA Peripheral Write
Collision Status)
DMARQC (DMA Request Collision Status) 103
DMAxCNT (DMA Channel x Transfer Count)
DMAxCON (DMA Channel x Control)
DMAxPAD (DMA Channel x Peripheral Address) 100
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTAH (DMA Channel x
Start Address A, High)
DMAxSTAL (DMA Channel x
Start Address A, Low)
DMAxSTBH (DMA Channel x
Start Address B, High)
DMAxSTBL (DMA Channel x
Start Address B, Low)99
DSADRH (DMA Most Recent RAM High Address) 101
DSADRL (DMA Most Recent RAM Low Address) 101
DTRx (PWMx Dead-Time)186
FCLCONx (PWMx Fault Current-Limit Control) 190
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Client Mode Address Mask)
I2CxSTAT (I2Cx Status)
ICxCON1 (Input Capture x Control 1)163
ICxCON2 (Input Capture x Control 2)164
INDX1CNTH (Index Counter 1 High Word)
INDX1CNTL (Index Counter 1 Low Word)
INDX1HLD (Index Counter 1 Hold)
INT1HLDH (Interval 1 Timer Hold High Word)
INT1HLDL (Interval 1 Timer Hold Low Word)
INT1TMRH (Interval 1 Timer High Word)
INT1TMRL (Interval 1 Timer Low Word)243
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2)90
INTCON3 (Interrupt Control 3)91
INTCON4 (Interrupt Control 4)91
INTTREG (Interrupt Control and Status)
IOCONx (PWMx I/O Control)188
LEBCONx (PWMx Leading-Edge
Blanking Control) 192
LEBDLYx (PWMx Leading-Edge Blanking Delay) 193
MDC (PWMx Master Duty Cycle)
NVMADRH (Nonvolatile Memory Address High) 76
NVMADRL (Nonvolatile Memory Address Low)
NVMCON (Nonvolatile Memory (NVM) Control)
NVMKEY (Nonvolatile Memory Key)
OCxCON1 (Output Compare x Control 1)
OCxCON2 (Output Compare x Control 2)
OSCCON (Oscillator Control)
OSCTUN (FRC Oscillator Tuning)115
PDCx (PWMx Generator Duty Cycle)
PHASEx (PWMx Primary Phase-Shift)185
PLLFBD (PLL Feedback Divisor)114
PMD1 (Peripheral Module Disable Control 1)
PMD2 (Peripheral Module Disable Control 2)

PMD3 (Peripheral Module Disable Control 3)	123
PMD4 (Peripheral Module Disable Control 4)	
PMD6 (Peripheral Module Disable Control 6)	124
PMD7 (Peripheral Module Disable Control 7)	
POS1CNTH (Position Counter 1 High Word)	236
POS1CNTL (Position Counter 1 Low Word)	
POS1HLD (Position Counter 1 Hold)	237
PTCON (PWMx Time Base Control)	
	170
PTCON2 (PWMx Primary Server Clock Divider	
	100
Select 2)	
PTGADJ (PTG Adjust)	300
	000
PTGBTE (PTG Broadcast Trigger Enable)	295
PTGC0LIM (PTG Counter 0 Limit)	299
PTGC1LIM (PTG Counter 1 Limit)	299
PTGCON (PTG Control)	201
PTGCST (PTG Control/Status)	292
PTGHOLD (PTG Hold)	300
	300
PTGL0 (PTG Literal 0)	301
PTGQPTR (PTG Step Queue Pointer)	
FIGQFIR (FIG Step Queue Pointer)	301
PTGQUEx (PTG Step Queue x)	302
PTGSDLIM (PTG Step Delay Limit)	
PTGT0LIM (PTG Timer0 Limit)	297
PTGT1LIM (PTG Timer1 Limit)	
PTPER (PWMx Primary Time Base Period)	181
PWMCONx (PWMx Control)	183
QEI1CON (QEI1 Control)	230
	200
QEI1GECH (QEI1 Greater Than or Equal Compare	
High Word)	212
	242
QEI1GECL (QEI1 Greater Than or Equal Compare	
	~ 4 ~
Low Word)	
QEI1ICH (QEI1 Initialization/Capture High Word)	240
QEI1ICL (QEI1 Initialization/Capture Low Word)	240
OFILIOC (OFILI I/O Control)	232
QEI1IOC (QEI1 I/O Control)	232
QEI1IOC (QEI1 I/O Control)	232
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare	
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word)	
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word)	
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare	241
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word)	241 241
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word)	241 241
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status)	241 241 234
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control)	241 241 234 79
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control)	241 241 234 79
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control) REFOCON (Reference Oscillator Control)	241 241 234 79 116
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control)	241 241 234 79 116
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control) REFOCON (Reference Oscillator Control) REV_ID (Hardware Revision ID)	241 241 234 79 116 219
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control) REFOCON (Reference Oscillator Control) REV_ID (Hardware Revision ID)	241 234 79 116 219 137
QEI1IOC (QEI1 I/O Control) QEI1LECH (QEI1 Less Than or Equal Compare High Word) QEI1LECL (QEI1 Less Than or Equal Compare Low Word) QEI1STAT (QEI1 Status) RCON (Reset Control) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) REV_ID (Hardware Revision ID) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1)	241 234 79 116 219 137 137
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141 142
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 141 142 142
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 141 142 142
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 139 140 141 141 142 142 143
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 139 140 141 141 142 142 143
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141 142 142 143 138
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 141 142 142 143 138 143
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 141 142 142 143 138 143
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 141 142 142 143 138 143
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 142 143 138 143 144
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 142 143 138 143 144
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 141 142 143 138 143 144 144
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 143 138 143 144 144 138 139
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 143 138 143 144 144 138 139
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 143 138 143 144 138 139 145
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 143 138 143 144 138 139 145 145
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 143 138 143 144 138 139 145 145
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 140 140 141 141 142 142 143 138 143 144 138 139 145 145
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141 142 142 143 138 143 144 138 139 145 145 146
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 141 142 142 143 138 143 144 138 139 145 145 146
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 142 142 142 142 138 138 144 138 139 145 145 146 146 147
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 142 142 143 138 143 144 138 139 145 145 145 146 147 147
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 142 142 143 138 143 144 138 139 145 145 145 146 147 147
<ul> <li>QEI1IOC (QEI1 I/O Control)</li></ul>	241 234 79 116 219 137 137 139 140 140 141 142 143 138 143 144 144 138 145 145 145 146 147 147

RPOR8 (Peripheral Pin Select Output 8)	149
RPOR9 (Peripheral Pin Select Output 9)	149
SEVTCMP (PWMx Primary	
Special Event Compare)	181
SPIxCON1 (SPIx Control 1)	250
SPIxCON2 (SPIx Control 2)	252
SPIxSTAT (SPIx Status and Control)	
SR (CPU STATUS)	26, 86
STAT0 (Status 0)	218
STAT1 (Status 1)	219
T1CON (Timer1 Control)	153
TRGCONx (PWMx Trigger Control)	187
TRIGx (PWMx Primary Trigger Compare Value).	189
TxCON (Timer2 and Timer4 Control)	158
TyCON (Timer3 and Timer5 Control)	159
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	265
VEL1CNT (Velocity Counter 1)	237
Resets	77
Brown-out Reset (BOR)	77
Configuration Mismatch Reset (CM)	77
Illegal Condition Reset (IOPUWR)	77
Illegal Opcode	77
Security	77
Uninitialized W Register	77
Master Clear (MCLR) Pin Reset	
Power-on Reset (POR)	77
RESET Instruction (SWR)	77
Resources	78
Trap Conflict Reset (TRAPR)	77
Watchdog Timer Time-out Reset (WDTO)	
Revision History	443

### S

Serial Peripheral Interface (SPI)	245
Serial Peripheral Interface. See SPI.	
Software Stack Pointer (SSP)	65
Special Features of the CPU	
SPI	
Control/Status Registers	
Helpful Tips	247
Resources	247

# T

Temperature and Voltage Specifications	
AC	
Thermal Operating Conditions	. 354, 420
Thermal Packaging Characteristics	354
Timer1	151
Control Register	153
Resources	
Timer2/3 and Timer4/5	155
Control Registers	158
Resources	
Timing Diagrams	
BOR and Master Clear Reset	
DE2 Packet	
External Clock	
High-Speed PWMx Characteristics	
High-Speed PWMx Fault Characteristics	
I/O Characteristics	
I2Cx Bus Data (Client Mode)	
I2Cx Bus Data (Host Mode)	
· /	

I2Cx Bus Start/Stop Bits (Client Mode) 404
I2Cx Bus Start/Stop Bits (Host Mode) 402
Input Capture x (ICx)
OCx/PWMx Characteristics
Output Compare x (OCx) Characteristics 373
QEA1/QEB1 Input Characteristics
QEI Module Index Pulse Characteristics
SPI1 Client Mode (Full-Duplex, CKE = 0,
CKP = 0, SMP = 0)
SPI1 Client Mode (Full-Duplex, CKE = 0,
CKP = 1, SMP = 0)
SPI1 Client Mode (Full-Duplex, CKE = 1,
CKP = 0, SMP = 0)
SPI1 Host Mode (Full-Duplex, CKE = 0,
CKP = x, SMP = 1)
SPI1 Host Mode (Full-Duplex, CKE = 1,
CKP = x, SMP = 1)
SPI1 Host Mode (Half-Duplex, Transmit Only,
CKE = 0)
SPI1 Host Mode (Half-Duplex, Transmit Only,
CKE = 1)
SPI2 Client Mode (Full-Duplex, CKE = 0,
CKP = 0, SMP = 0)
SPI2 Client Mode (Full-Duplex, CKE = 0,
CKP = 1, SMP = 0
SPI2 Client Mode (Full-Duplex, CKE = 1,
CKP = 0, SMP = 0)
SPI2 Client Mode (Full-Duplex, CKE = 1,
CKP = 1, SMP = 0)
SPI2 Host Mode (Full-Duplex, CKE = 0,
CKP = x, SMP = 1)
SPI2 Host Mode (Full-Duplex, CKE = 1,
CKP = x, SMP = 1)
SPI2 Host Mode (Half-Duplex, Transmit Only,
CKE = 0)
SPI2 Host Mode (Half-Duplex, Transmit Only,
CKE = 1)
Timer1-Timer5 External Clock 370
TimerQ (QEI Module) External Clock
Characteristics
UARTx I/O Characteristics 406

#### U

36
61
63
62
62
36

### V

Voltage Regulator 3.3V On-Chip Output	
Internal 1.8V	337
w	
Watchdog Timer (WDT)	331, 338
Programming Considerations	338
WWW Address	451
WWW, On-Line Support	7

## THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	<u>dsPIC 33 ⊑ D V 64 MC 205 T ↓ / M7</u> - XXX	Examples:
Program Memory S Product Group — Pin Count — Tape and Reel Flag Temperature Rang Package —		dsPIC33EDV64MC205-I/M7: dsPIC33E DSC with MOSFET Gate Driver and Voltage Regulator, 64-Kbyte Program Memory, for Motor Control, 52-Pin, Industrial Temperature, VQFN Package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Flash Memory Family:	E = Enhanced Performance	
Product Group:	MC = Motor Control family	
Pin Count:	05 = 52-pin	
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended) H = $-40^{\circ}$ C to $+150^{\circ}$ C (High)	
Package:	M7 = Very Thin Plastic Quad, No Lead Package – (52-pin) 8x8 mm Body (VQFN)	

NOTES:

#### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9404-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91